<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: VPU max frequency</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504835#M81910</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; Maximum VPU frequency is&amp;nbsp; specified in the i.MX6 Datasheets. Our BSP supports 266 MHz since &lt;BR /&gt;clock configuration changing&amp;nbsp; will impact several modules because of VPU parent clock. So all sub &lt;BR /&gt;modules, which have the same parent clock with VPU will be affected.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Nevertheless, please look at the following :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/335603"&gt;How do you increase VPU clock on i.MX6S?&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/309304"&gt;i.MX6Q: How to increase the VPU frequency?&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 04 Mar 2016 08:23:27 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-03-04T08:23:27Z</dc:date>
    <item>
      <title>VPU max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504833#M81908</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi there,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm wondering about the max frequency of the VPU core in iMX6DQ.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The reference manual states that the VPU has two clocks, aclk with max 266 MHz and cclk with max 266 or 352 MHz. Both seems to be driven from vpu_axi_clk_root, so how can I clock the VPU at 352 MHz? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It is also written that 352 MHz depends on VDD_PU_CAP with a reference to "operating ranges in the datasheet", where can I find this information?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I also found this page: &lt;A href="https://community.nxp.com/docs/DOC-93587"&gt;Video Playback Performance Evaluation on i.MX6DQ Board&lt;/A&gt; &lt;/P&gt;&lt;P&gt;Where it seems you have clocked the VPU at 382 MHz as well, how is that done?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to run the VPU at a minimum of 266 MHz to be able to encode/decode 1920x1080 @ 30 fps. So I either need to&amp;nbsp; select AXI_CLK_ROOT and make it run at 266 MHz (not sure of consequences) or select 352 MHz (PLL2_PDF0).&amp;nbsp; AXI_CLK_ROOT currently runs at 198 MHz derived from MMDC_CH0 running at 396 MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please clarify.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Mar 2016 13:32:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504833#M81908</guid>
      <dc:creator>kristofferglemb</dc:creator>
      <dc:date>2016-03-03T13:32:39Z</dc:date>
    </item>
    <item>
      <title>Re: VPU max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504834#M81909</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;So I found the "operating ranges" in the data sheet and it seems VDDPU and VDDSOC must be higher than 1225 mV to run at 352 MHz. There is also a Linux kernel option one needs to enable to run at 352 MHz, but this disables busfreq and cpu freq scaling which is unfortunate. Why is this?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is running the VPU at 270 MHz if VDDPU=1115 mV and VDDSOC=1175 mV feasible? Because I could possibly run AXI_CLK_ROOT at 540 MHz and then divide that by 2 or run AXI_CLK_ROOT at 270 MHz.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hope for an answer from iMX6Q clocking experts :-)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Mar 2016 07:58:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504834#M81909</guid>
      <dc:creator>kristofferglemb</dc:creator>
      <dc:date>2016-03-04T07:58:48Z</dc:date>
    </item>
    <item>
      <title>Re: VPU max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504835#M81910</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; Maximum VPU frequency is&amp;nbsp; specified in the i.MX6 Datasheets. Our BSP supports 266 MHz since &lt;BR /&gt;clock configuration changing&amp;nbsp; will impact several modules because of VPU parent clock. So all sub &lt;BR /&gt;modules, which have the same parent clock with VPU will be affected.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Nevertheless, please look at the following :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/335603"&gt;How do you increase VPU clock on i.MX6S?&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/309304"&gt;i.MX6Q: How to increase the VPU frequency?&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Mar 2016 08:23:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504835#M81910</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-03-04T08:23:27Z</dc:date>
    </item>
    <item>
      <title>Re: VPU max frequency</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504836#M81911</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;However, I don't understand why when the CONFIG_MX6_VPU_352M Linux kernel option is enabled you choose to change the frequency of PLL2_PFD2 instead of selecting the PLL2_PFD0 input to the VPU clock mux? If you do the latter no parent clock frequency changes. Could you explain that?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 04 Mar 2016 10:15:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/VPU-max-frequency/m-p/504836#M81911</guid>
      <dc:creator>kristofferglemb</dc:creator>
      <dc:date>2016-03-04T10:15:00Z</dc:date>
    </item>
  </channel>
</rss>

