<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic DDR-SDRAM board pattern. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504578#M81846</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Hi community.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Our customer has question below.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;I have a question&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;about the&lt;/SPAN&gt; circuit &lt;SPAN class="hps"&gt;board wiring pattern&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;DDR3-SDRAM to IMX6SLX.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;In this&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;our&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;board&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;we have&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to consider&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the application of the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Fly-by Topology&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;For&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring length spec&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;SDCLK, description of "IMX6SXHDG"&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;"Page33 Table 3-3"&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;In&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Max.2.25 [inch],&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;on the other hand&lt;/SPAN&gt;: &lt;SPAN class="hps"&gt;In the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;example&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;"Page48 Table 3-6" is&amp;nbsp; 2779.48 [mil] &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;It&amp;nbsp; looks&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;like&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;does not meet&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the provisions&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Are you sure&amp;nbsp; do I &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;think&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;this is&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;in&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;any&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;way&lt;/SPAN&gt;?&lt;/P&gt;&lt;P&gt;Whitc is correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;[Note&lt;/SPAN&gt;]&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Although&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;we started&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;board design&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;in&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;our company&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;it is&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;currently&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;difficult&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;situation&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to meet the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Max.2.25 [inch].&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;If possible&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;I&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;want&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to &lt;SPAN&gt;relieve&lt;/SPAN&gt;&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;this spec&lt;/SPAN&gt;.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 03 Mar 2016 05:36:51 GMT</pubDate>
    <dc:creator>takashitakahash</dc:creator>
    <dc:date>2016-03-03T05:36:51Z</dc:date>
    <item>
      <title>DDR-SDRAM board pattern.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504578#M81846</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Hi community.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Our customer has question below.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;I have a question&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;about the&lt;/SPAN&gt; circuit &lt;SPAN class="hps"&gt;board wiring pattern&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;DDR3-SDRAM to IMX6SLX.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;In this&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;our&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;board&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;we have&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to consider&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the application of the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Fly-by Topology&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;For&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring length spec&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;SDCLK, description of "IMX6SXHDG"&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;"Page33 Table 3-3"&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;In&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Max.2.25 [inch],&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;on the other hand&lt;/SPAN&gt;: &lt;SPAN class="hps"&gt;In the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;wiring&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;example&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;"Page48 Table 3-6" is&amp;nbsp; 2779.48 [mil] &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;It&amp;nbsp; looks&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;like&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;does not meet&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the provisions&lt;/SPAN&gt;.&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Are you sure&amp;nbsp; do I &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;think&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;this is&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;in&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;any&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;way&lt;/SPAN&gt;?&lt;/P&gt;&lt;P&gt;Whitc is correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;[Note&lt;/SPAN&gt;]&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;Although&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;we started&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;board design&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;in&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;our company&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;it is&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;currently&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;difficult&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;situation&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to meet the&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;Max.2.25 [inch].&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;If possible&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;I&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;want&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;to &lt;SPAN&gt;relieve&lt;/SPAN&gt;&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;this spec&lt;/SPAN&gt;.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Mar 2016 05:36:51 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504578#M81846</guid>
      <dc:creator>takashitakahash</dc:creator>
      <dc:date>2016-03-03T05:36:51Z</dc:date>
    </item>
    <item>
      <title>Re: DDR-SDRAM board pattern.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504579#M81847</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, &lt;/P&gt;&lt;P&gt;&lt;BR /&gt; &lt;SPAN class="tm8"&gt; Basically, the best approach - to use simulation technique for PCB design. In the same time, general rules may be provided for customers to simplify their PCB considerations, but note, for assurance such rules are very strong. So, if it is possible simulate the PCB design please use it, if cannot - please follow general (and more strong) recommendations, such as provided in the Design Guide (IMX6SXHDG).&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm9"&gt;&lt;SPAN class="tm8"&gt;&amp;nbsp; The reference design may not meet all PCB design requirements, since&amp;nbsp; it was implemented earlier.&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Mar 2016 06:26:43 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504579#M81847</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-03-03T06:26:43Z</dc:date>
    </item>
    <item>
      <title>Re: DDR-SDRAM board pattern.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504580#M81848</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;thank you for your answer.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;SPAN&gt;We advances&lt;/SPAN&gt;&lt;SPAN&gt; your &lt;/SPAN&gt;&lt;SPAN&gt;replied&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;as follows &lt;/SPAN&gt;&lt;SPAN&gt;using&lt;/SPAN&gt;&lt;SPAN&gt; the &lt;/SPAN&gt;&lt;SPAN&gt;Simulation&lt;/SPAN&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;SPAN&gt;&lt;SPAN class="hps"&gt;So&lt;/SPAN&gt;, &lt;SPAN class="hps"&gt;please&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;tell me&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;IMX6SX (MMDC)&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;of&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;acceptable&lt;/SPAN&gt; s&lt;SPAN class="hps"&gt;kew&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;value&lt;/SPAN&gt;&amp;nbsp; &lt;SPAN class="hps"&gt;&lt;/SPAN&gt;&lt;SPAN class="hps"&gt;on &lt;/SPAN&gt;&lt;SPAN class="hps"&gt;SDCLK&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;and&lt;/SPAN&gt; &lt;SPAN class="hps"&gt;DQS.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN class="hps"&gt;&lt;SPAN&gt;&lt;SPAN class="hps"&gt;&lt;SPAN&gt;Write&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;Leveling&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;/&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;Read&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;Leveling&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;maximum&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;Skew&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;value&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;can be&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;adjusted&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;please&lt;/SPAN&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;SPAN&gt;inform&lt;/SPAN&gt;&lt;SPAN&gt; me&lt;/SPAN&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Best.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 07 Mar 2016 07:46:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504580#M81848</guid>
      <dc:creator>takashitakahash</dc:creator>
      <dc:date>2016-03-07T07:46:54Z</dc:date>
    </item>
    <item>
      <title>Re: DDR-SDRAM board pattern.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504581#M81849</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; the following appnote helps to clarify the issue.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.nxp.com/files/32bit/doc/app_note/AN4467.pdf" title="http://www.nxp.com/files/32bit/doc/app_note/AN4467.pdf"&gt;http://www.nxp.com/files/32bit/doc/app_note/AN4467.pdf&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Mar 2016 08:55:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-SDRAM-board-pattern/m-p/504581#M81849</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-03-10T08:55:26Z</dc:date>
    </item>
  </channel>
</rss>

