<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX6 DDR3 Calibration</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499091#M80494</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;what exact processor used in the case ?&lt;/P&gt;&lt;P&gt;In first message was:&lt;/P&gt;&lt;P&gt;"u-boot&amp;gt; fatload mmc 1:1 0x00907000 ddr-test-uboot-jtag-mx6ul.bin&amp;nbsp; "&lt;/P&gt;&lt;P&gt;Is it 6UL ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 28 Mar 2016 08:06:01 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2016-03-28T08:06:01Z</dc:date>
    <item>
      <title>iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499086#M80489</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have two i.MX6 boards, with a total of 2GB DDR3 SDRAM (4 x 4GBit), 64-bit bus.&amp;nbsp; I used the DDR Stress Tool V2.51 to calibrate the DDR, running from an SD card, using the following commands in u-boot:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;u-boot&amp;gt; dcache off&lt;/P&gt;&lt;P&gt;u-boot&amp;gt; icache off&lt;/P&gt;&lt;P&gt;u-boot&amp;gt; fatload mmc 1:1 0x00907000 ddr-test-uboot-jtag-mx6ul.bin&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;P&gt;u-boot&amp;gt; go 0x00907000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For Board #1, the calibration always succeeds.&amp;nbsp; For Board #2, the calibration sometimes fails (~one time of out ten) on:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;DDR Calibration failed during Read calibration:&amp;nbsp; &lt;/P&gt;&lt;P&gt;ABS_OFFSET=0xNNNNNNNNN&amp;nbsp;&amp;nbsp; result[MM]=0x11111111&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The result is 0x11111111 for the entire run of DDR Calibration failed during Read calibration.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Using the average calibrations from Board #1 and Board #2 (for the successful calibrations), both boards pass the DDR stress test, which was run for 3 hours.&amp;nbsp; Any idea why Board #2 sometimes fails calibration?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 23 Mar 2016 09:01:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499086#M80489</guid>
      <dc:creator>inderjitbains</dc:creator>
      <dc:date>2016-03-23T09:01:42Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499087#M80490</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Inderjit&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check sect.3.3.1 Identifying Issue on Calibrations&lt;/P&gt;&lt;P&gt;Freescale i.MX6 DRAM Port Application Guide-DDR3.pdf, it explains&lt;/P&gt;&lt;P&gt;calibration issues and ways to solve them.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-wiki-small" data-containerid="2004" data-containertype="14" data-objectid="101708" data-objecttype="102" href="https://community.freescale.com/docs/DOC-101708"&gt;https://community.freescale.com/docs/DOC-101708&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Mar 2016 04:20:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499087#M80490</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-03-24T04:20:18Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499088#M80491</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Section 3.3.1 does not say what to do for intermittent calibration failures - in this case, one out of ten times the calibration tool is run.&amp;nbsp; The other nine times the tool is run, it succeeds in finding a valid delay window.&amp;nbsp; If this is caused by drive strength settings, wouldn't the calibration fail more consistently?&amp;nbsp; All drive strengths are set to 48 ohms, and ODT is 60 ohms.&amp;nbsp; The PCB vendor has specified that the single-ended impedance is 55 ohms, and differential impedance is 97 ohms.&amp;nbsp; What are the recommended settings for this case?&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 26 Mar 2016 20:04:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499088#M80491</guid>
      <dc:creator>inderjitbains</dc:creator>
      <dc:date>2016-03-26T20:04:40Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499089#M80492</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;as name sect.3.3.1 implies : " Identifying Issue on Calibrations", seems&lt;/P&gt;&lt;P&gt;these are recommendations for troubleshooting of calibration failures.&lt;/P&gt;&lt;P&gt;Drive strength settings can be found only experimentally, just for test one&lt;/P&gt;&lt;P&gt;can try to change processor/or ddr&amp;nbsp; temperature.&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 27 Mar 2016 13:39:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499089#M80492</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-03-27T13:39:28Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499090#M80493</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I was going by the porting guide section 2.1.3:&amp;nbsp; it mentions that for a 45-ohm trace, 40 or 48 ohm settings can be used, and for 100 ohm differential pairs, 48 ohms can be used for pin of the differential pair.&amp;nbsp; For 55 ohms, 48 or 60 could presumably be used, but I'm not sure if using 60 ohms for each pin of a 100 ohm differential pair will work.&amp;nbsp; Also, should I use: &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I.MX6DQSDL DDR3 Script Aid V0.10.xlsx (much easier to use)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;or &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;MX6Q_SabreSD_DDR3_register_programming_aid_v2.0.xlsx (have to enter many register fields in binary)?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Will they provide the same register settings?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Mar 2016 06:37:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499090#M80493</guid>
      <dc:creator>inderjitbains</dc:creator>
      <dc:date>2016-03-28T06:37:18Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499091#M80494</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;what exact processor used in the case ?&lt;/P&gt;&lt;P&gt;In first message was:&lt;/P&gt;&lt;P&gt;"u-boot&amp;gt; fatload mmc 1:1 0x00907000 ddr-test-uboot-jtag-mx6ul.bin&amp;nbsp; "&lt;/P&gt;&lt;P&gt;Is it 6UL ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Mar 2016 08:06:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499091#M80494</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-03-28T08:06:01Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499092#M80495</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;CPU is i.mx6Q.&amp;nbsp; I copied and pasted the text from here:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-105652"&gt;i.MX6/7 DDR Stress Test Tool V2.51&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The real command I'm using is:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;u-boot&amp;gt; fatload mmc 1:1 0x00907000 ddr-test-uboot-jtag-mx6dq.bin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Mar 2016 09:10:20 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499092#M80495</guid>
      <dc:creator>inderjitbains</dc:creator>
      <dc:date>2016-03-28T09:10:20Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6 DDR3 Calibration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499093#M80496</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;for i.MX6Q please use scripts on&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-94917"&gt;i.Mx6DQSDL DDR3 Script Aid&lt;/A&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Mar 2016 10:03:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6-DDR3-Calibration/m-p/499093#M80496</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-03-28T10:03:04Z</dc:date>
    </item>
  </channel>
</rss>

