<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic i.MX6 QuadPlus Power Source Connection in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-QuadPlus-Power-Source-Connection/m-p/498980#M80475</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; From i.MX6 QuadPlus datasheet the VDD_ARM_IN+ADD_ARM23_IN maximum current is 3.73A and VDD_SOC_IN is 3.7A, the NXP QuadPlus reference design(SCH-28615) powered VDD_ARM_IN+ADD_ARM23_IN by PMIC SW2 and VDD_SOC_IN by PMIC SW1, according to the PMIC datahsheet SW2 output capacity is 2.5A and SW1 output capacity is 4.5A, so SW2 canot provide 3.7A current to QuadPlus, I am not sure is it spec error or NXP reference design error? How to use PF0100 F9 or FA OTP to power QuadPlus? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 25 May 2016 09:14:01 GMT</pubDate>
    <dc:creator>zhirongyang</dc:creator>
    <dc:date>2016-05-25T09:14:01Z</dc:date>
    <item>
      <title>i.MX6 QuadPlus Power Source Connection</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-QuadPlus-Power-Source-Connection/m-p/498980#M80475</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; From i.MX6 QuadPlus datasheet the VDD_ARM_IN+ADD_ARM23_IN maximum current is 3.73A and VDD_SOC_IN is 3.7A, the NXP QuadPlus reference design(SCH-28615) powered VDD_ARM_IN+ADD_ARM23_IN by PMIC SW2 and VDD_SOC_IN by PMIC SW1, according to the PMIC datahsheet SW2 output capacity is 2.5A and SW1 output capacity is 4.5A, so SW2 canot provide 3.7A current to QuadPlus, I am not sure is it spec error or NXP reference design error? How to use PF0100 F9 or FA OTP to power QuadPlus? &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 May 2016 09:14:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-QuadPlus-Power-Source-Connection/m-p/498980#M80475</guid>
      <dc:creator>zhirongyang</dc:creator>
      <dc:date>2016-05-25T09:14:01Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 QuadPlus Power Source Connection</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-QuadPlus-Power-Source-Connection/m-p/498981#M80476</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Zhirong&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;datasheet suggest to use VDD_ARM_IN+ADD_ARM23_IN "CoreMark" = 3370mA&lt;/P&gt;&lt;P&gt;as real life maximum current, while 3.73A 'Power Virus" benchmark test data is given&lt;/P&gt;&lt;P&gt;just for reference. NXP QuadPlus reference design(SCH-28615) works well without&lt;/P&gt;&lt;P&gt;issues related to VDD_ARM_IN max. currents. Also note, that these data are given&lt;/P&gt;&lt;P&gt;for max. junction temperature (105C).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 May 2016 12:44:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-QuadPlus-Power-Source-Connection/m-p/498981#M80476</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-05-25T12:44:34Z</dc:date>
    </item>
  </channel>
</rss>

