<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491478#M78863</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;"MX6Q SABRE-SD board can be used also to try the UHS-I SD boot on it.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;The boot configure setting is&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;##############################&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;BOOT_CFG1[7:0] = 01001000 &amp;amp; BOOT_CFG2[7:0] = 00110000&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;SW6 [8:1] = 01000110, and short the R716&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;##############################&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; The board can boot up success with 100MHz SD operation clock (but the bus voltage still &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;keep in 3.3V since there are no voltage switch circuit on SDBRE-SD board). When Booting up, &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;the VSELECT pin (GPIO_18) will drive low (switch to 1.8V) after SD card identification and SD &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;clock change to 100MHz.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; Note : boot ROM always switches voltage of card firstly, if success, it will switch voltage for host, if not, &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;the voltage doesn't been changed, and SDR12 or SDR25 will be used as default”.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Also the following may be helpful :&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&lt;A href="https://community.nxp.com/docs/DOC-330270"&gt;supporting SDR104 in imx6 board by yocto&lt;/A&gt;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 26 May 2016 05:27:21 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-05-26T05:27:21Z</dc:date>
    <item>
      <title>Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491471#M78856</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask about the speed of SD-Card access in boot of i.MX6Solo.&lt;/P&gt;&lt;P&gt;My customer is trying to speed-up the transfer rate between SD-Card and i.MX6S at the boot.&lt;/P&gt;&lt;P&gt;The SD-Card is used for boot device now, and it can be used for boot in High Speed mode now. Because the SD-Card they are using supports UHS-I, they want to speed-up the transfer rate. And they changed the following settings of their board.&lt;/P&gt;&lt;P&gt;- Changing the voltage of SD-Card power from 3.3V to 1.8V.&lt;/P&gt;&lt;P&gt;- Changing BOOT_CFG[3:2] setting from 00 to 10&lt;/P&gt;&lt;P&gt;After the change the Boot cannot complete.&lt;/P&gt;&lt;P&gt;Could you show me what they missed on the settings?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 May 2016 06:39:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491471#M78856</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2016-05-23T06:39:35Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491472#M78857</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN class="tm6"&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-weight: normal; font-style: normal; font-size: 15px; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f; text-align: left; text-indent: 0px;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; i.MX6 Solo boot ROM doesn't support SD boot with SDR50 and SDR104 modes, because &lt;/P&gt;&lt;P style="font-weight: normal; font-style: normal; font-size: 15px; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f; text-align: left; text-indent: 0px;"&gt;there are no reset signals for USDHC1 and USDHC2. The reset signal is mandatory for SDR50&lt;/P&gt;&lt;P style="font-weight: normal; font-style: normal; font-size: 15px; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f; text-align: left; text-indent: 0px;"&gt;and SDR104 mode, because SD should be able to reset back to 3.3V, after it entered 1.8V mode.&lt;/P&gt;&lt;P style="font-weight: normal; font-style: normal; font-size: 15px; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f; text-align: left; text-indent: 0px;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; Basically USDHC1 and USDHC2&amp;nbsp; can support SDR50 and SDR104 mode, but it needs to select &lt;/P&gt;&lt;P style="font-weight: normal; font-style: normal; font-size: 15px; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f; text-align: left; text-indent: 0px;"&gt;a GPIO pin, act as a "reset signal", to cold reset SD card.&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;Note: If this post answers your question, please click the Correct Answer &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="a______ tm5"&gt;&lt;SPAN class="tm6"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 May 2016 08:51:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491472#M78857</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-23T08:51:53Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491473#M78858</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your reply.&lt;/P&gt;&lt;P&gt;Can I find the description which shows that i.MX6 does not support &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;SD boot with SDR50 and SDR104 modes in documents such as datasheet or RM?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 May 2016 09:13:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491473#M78858</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2016-05-23T09:13:09Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491474#M78859</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I found the below description in i.MX6SDL RM at 'System Boot' chapter.&lt;/P&gt;&lt;P&gt;"For UHSI cards, clock speed fuses can be set to SDR50 or SDR104 on USDHC3 and&lt;/P&gt;&lt;P&gt;USDHC4 ports."&lt;/P&gt;&lt;P&gt;USDHC3 seems to have the reset signal SD3_RST pin, but USDHC4 does not.&lt;/P&gt;&lt;P&gt;Is it possible to use USDHC3 or USDHC4 for boot?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 May 2016 02:16:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491474#M78859</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2016-05-24T02:16:40Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491475#M78860</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; from the i.MX6 S/ DL Datasheet(s) [Table 2 i.MX 6Solo/6DualLite Modules List] :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"However, the SoC level integration and I/O muxing logic&lt;/P&gt;&lt;P&gt;restrict the functionality to the following:&lt;/P&gt;&lt;P&gt;• Instances #1 and #2 are primarily intended to serve&lt;/P&gt;&lt;P&gt;as external slots or interfaces to on-board SDIO&lt;/P&gt;&lt;P&gt;devices. These ports are equipped with “Card&lt;/P&gt;&lt;P&gt;detection” and “Write Protection” pads and do not&lt;/P&gt;&lt;P&gt;support hardware reset.&lt;/P&gt;&lt;P&gt;• Instances #3 and #4 are primarily intended to serve&lt;/P&gt;&lt;P&gt;interfaces to embedded MMC memory or interfaces&lt;/P&gt;&lt;P&gt;to on-board SDIO devices. These ports do not have&lt;/P&gt;&lt;P&gt;“Card detection” and “Write Protection” pads and do&lt;/P&gt;&lt;P&gt;support hardware reset."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 May 2016 04:49:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491475#M78860</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-24T04:49:27Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491476#M78861</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; from internal Community :&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;The speed limitation &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;only apply&lt;/SPAN&gt; when USDHC port 1/2 is used as a boot device.&lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;It is because ROM only &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;mux&lt;/SPAN&gt; out the VSELECT for port 3/4. (MX6DL Reference Manual &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;Tabel&lt;/SPAN&gt; 8-18)&lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;Once the control has left ROM code, &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;uboot&lt;/SPAN&gt; or &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;kernel&lt;/SPAN&gt; can &lt;SPAN class="GINGER_SOFTWARE_mark" style="font-weight: inherit; font-style: inherit; font-family: inherit;"&gt;mux&lt;/SPAN&gt; out the VSELECT and all USDHC&lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;ports can use SDR104/DDR50.&lt;/P&gt;&lt;P&gt;"&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;internal link : &lt;A href="https://community.nxp.com/thread/316876"&gt;UHS-I SD Card questions&lt;/A&gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 May 2016 05:37:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491476#M78861</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-24T05:37:19Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491477#M78862</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks so much for your kindly support.&lt;/P&gt;&lt;P&gt;The customer is thinking about the use of USDHC#3 for boot with SDR50 or SDR104 speed. They want to know how they should modify their board for that.&lt;/P&gt;&lt;P&gt;And I found SABRE AI board has an external circuitry around SD3 to support UHS.&lt;/P&gt;&lt;P&gt;Does the AI board support boot from SD3 with SDR50 or SDR104?&lt;/P&gt;&lt;P&gt;Can I have a useful documents to achieve boot from SD3 with SDR50 or SDR104?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 May 2016 04:41:34 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491477#M78862</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2016-05-26T04:41:34Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491478#M78863</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;"MX6Q SABRE-SD board can be used also to try the UHS-I SD boot on it.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;The boot configure setting is&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;##############################&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;BOOT_CFG1[7:0] = 01001000 &amp;amp; BOOT_CFG2[7:0] = 00110000&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;SW6 [8:1] = 01000110, and short the R716&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;##############################&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; The board can boot up success with 100MHz SD operation clock (but the bus voltage still &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;keep in 3.3V since there are no voltage switch circuit on SDBRE-SD board). When Booting up, &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;the VSELECT pin (GPIO_18) will drive low (switch to 1.8V) after SD card identification and SD &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;clock change to 100MHz.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; Note : boot ROM always switches voltage of card firstly, if success, it will switch voltage for host, if not, &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;the voltage doesn't been changed, and SDR12 or SDR25 will be used as default”.&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Also the following may be helpful :&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&lt;A href="https://community.nxp.com/docs/DOC-330270"&gt;supporting SDR104 in imx6 board by yocto&lt;/A&gt;&amp;nbsp; &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 26 May 2016 05:27:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491478#M78863</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-26T05:27:21Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491479#M78864</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your help.&lt;/P&gt;&lt;P&gt;The customer's target device is i.MX6Solo. And your information is for i.MX6DQ.&lt;/P&gt;&lt;P&gt;Can I understand that your information is applied to i.MX6Solo as well? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 27 May 2016 02:16:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491479#M78864</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2016-05-27T02:16:48Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX6Solo / data transfer speed of SD-Card Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491480#M78865</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Port 3 and 4 cannot be used for external SD (no card detect), but eMMC may be&lt;/P&gt;&lt;P&gt;used for boot. Programming eFuse BOOT_CFG2[2](DLL override) may be needed&lt;/P&gt;&lt;P&gt;for high speed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #00b050; font-family: Calibri, sans-serif; font-size: 14.6667px; line-height: 22px; text-align: center; background-color: #ffffff;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 30 May 2016 06:53:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX6Solo-data-transfer-speed-of-SD-Card-Boot/m-p/491480#M78865</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-30T06:53:59Z</dc:date>
    </item>
  </channel>
</rss>

