<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: About setup/hold time of synchronous display in i.MX6DQ. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489268#M78434</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What do you mean as "local start point"? Please specify in more details.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 28 Dec 2015 12:09:16 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2015-12-28T12:09:16Z</dc:date>
    <item>
      <title>About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489263#M78429</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hello. We wasnt to calculate the setup/hold time of synchronous display in i.MX6DQ.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Refer to "Figure 71. Synchronous Display Interface Timing Diagram—Access Level" and "Table 70. Synchronous Display Interface Timing Characteristics (Access Level)" in IMX6DQAEC(Rev.4).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[Q1]&lt;/P&gt;&lt;P&gt;From Table 70;&lt;/P&gt;&lt;P&gt; &lt;STRONG&gt;Tdsu (min) = Tdicd - 1.24&lt;/STRONG&gt; , &lt;STRONG&gt;Tdsu (typ) = Tdicu&lt;/STRONG&gt; &lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;&amp;nbsp; Tdhd (min) = Tdicp-Tdicd-1.24&lt;/STRONG&gt; , &lt;STRONG&gt;Tdhd (typ) = Tdicp-Tdicu&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;But, the relation looks Tdsu (min) &amp;gt; Tdsu (typ).&lt;/P&gt;&lt;P&gt;I think that &lt;STRONG&gt;Tdsu (min) = Tdicu - 1.24&lt;/STRONG&gt;, and also &lt;STRONG&gt;Tdhd (min) = Tdicp-Tdicu-1.24&lt;/STRONG&gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is the value of Table.70 right?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[Q2]&lt;/P&gt;&lt;P&gt;Does "IPP_DATA" shift in the local start point?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;[Q3]&lt;/P&gt;&lt;P&gt;Are "Display interface clock down time(Tdicd)" and "Display interface clock up time(Tdicu)" defined at the time from local start point in Figure 69?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Keita&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 01:53:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489263#M78429</guid>
      <dc:creator>keitanagashima</dc:creator>
      <dc:date>2015-12-17T01:53:57Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489264#M78430</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Q. Is the value of Table.70 right?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A. Yes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q. Does "IPP_DATA" shift in the local start point?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A. No.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q. Are "Display interface clock down time(Tdicd)" and "Display interface clock up time(Tdicu)" defined at the time from local start point in Figure 69?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A. Actually, these parameters mean the display clock edge fall time and display clock edge rise time, so, there is no any "absolute" time relation here.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 11:47:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489264#M78430</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2015-12-17T11:47:27Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489265#M78431</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Artur,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Hello. Thank you for your reply.&lt;/P&gt;&lt;P&gt;But, I couldn't understand your answer.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;&amp;gt; A. Actually, these parameters mean the display clock edge fall time and display clock edge rise time, &lt;/P&gt;&lt;P style="font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif; color: #51626f;"&gt;&amp;gt; so, there is no any "absolute" time relation here.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;Is the "display clock edge fall time" (= Tdicd) defined where to where?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;I couldn't see it from Figure 71.&lt;/P&gt;&lt;P&gt;Let me know specifically.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Keita&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 18 Dec 2015 09:13:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489265#M78431</guid>
      <dc:creator>keitanagashima</dc:creator>
      <dc:date>2015-12-18T09:13:41Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489266#M78432</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;display clock edge fall time is the time between the points where the clock signal starts and ends its transition from High to Low state.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;Best Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;Artur&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 24 Dec 2015 08:16:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489266#M78432</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2015-12-24T08:16:40Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489267#M78433</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Artur,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you for your reply.&lt;/P&gt;&lt;P&gt;I illustrate my question in attached file..&lt;/P&gt;&lt;P&gt;Please check again.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Keita&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Dec 2015 04:18:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489267#M78433</guid>
      <dc:creator>keitanagashima</dc:creator>
      <dc:date>2015-12-28T04:18:35Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489268#M78434</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What do you mean as "local start point"? Please specify in more details.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 28 Dec 2015 12:09:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489268#M78434</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2015-12-28T12:09:16Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489269#M78435</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Artur,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Refer to "4.11.10.6.1 IPU DisplayOperating Signals" in IMX6DQAEC Rev.4.&lt;/P&gt;&lt;P&gt; - All synchronous display controls are generated on the base of an internally generated “local start point”.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And, “local start point” is illustrated in Figure 69 &amp;amp; Figure 71 of IMX6DQAEC Rev.4.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Keita&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 29 Dec 2015 00:10:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489269#M78435</guid>
      <dc:creator>keitanagashima</dc:creator>
      <dc:date>2015-12-29T00:10:08Z</dc:date>
    </item>
    <item>
      <title>Re: About setup/hold time of synchronous display in i.MX6DQ.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489270#M78436</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Let me answer your questions according to the Excel sheet you've attached earlier.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q1. Is the Tdicu (Data setup time) time between local start point and rising edge of IPP_DISP_CLK?&lt;/P&gt;&lt;P&gt;Is the Tdicd (Data holdup time) time between local start point and falling edge of IPP_DISP_CLK? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A1. Actually, the right naming of these parameters is as follows: Tdicu is the &lt;/P&gt;&lt;P&gt;Display Interface Clock Up Time, and Tdicd is the Display Interface Clock Down &lt;/P&gt;&lt;P&gt;Time. The meaning of these parameters is as you describe: Tdicu is the time &lt;/P&gt;&lt;P&gt;between the local start point and the display clock up edge, and Tdicd is &lt;/P&gt;&lt;P&gt;the time between the local start point and the display clock down edge. The &lt;/P&gt;&lt;P&gt;meaning of up and down edges (i.e. whether the up edge is the rising &lt;/P&gt;&lt;P&gt;one and down edge is the falling one or vice versa) depends on the clock &lt;/P&gt;&lt;P&gt;polarity setting.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q2. Is Figure 71 right? I think that Tdicu and Tdicd are opposite.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A2. The 1st paragraph of the Section 4.11.10.6.3 "TFT Panel Sync Pulse Timing &lt;/P&gt;&lt;P&gt;Diagrams" (bottom of the Page 104) of the IMX6DQAEC Rev.4 document says the &lt;/P&gt;&lt;P&gt;following.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;"The timing diagrams correspond to inverse polarity of the IPP_DISP_CLK signal &lt;/P&gt;&lt;P&gt;and active-low polarity of the HSYNC, VSYNC, and DRDY signals". &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So, according to that, the polarity of the display clock is set to inverted, and the Figure 71 is correct.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Q3. Why does the data sheet define "Tdicd-1.24"?&amp;nbsp; Refer to &amp;lt;Figure B&amp;gt;.&lt;/P&gt;&lt;P&gt;Why does the deta sheet define "Tdicp -Tdicd-1.24"? Refer to &amp;lt;Figure C&amp;gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;A3. Again, the confusing factor there is that the display clock is shown inverted, &lt;/P&gt;&lt;P&gt;see above. In that case, the Clock Up edge is shown as the falling one, and the &lt;/P&gt;&lt;P&gt;Clock Down edge - as the rising one. The timebase for the Tdsu and Tdhd times is &lt;/P&gt;&lt;P&gt;still the local start point.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards,&lt;/P&gt;&lt;P&gt;Artur&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 25 Jan 2016 10:30:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/About-setup-hold-time-of-synchronous-display-in-i-MX6DQ/m-p/489270#M78436</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-01-25T10:30:54Z</dc:date>
    </item>
  </channel>
</rss>

