i.MX Processors中的主题 Re: imx6sx DDR cacheability

imx6sx DDR cacheability

catalinzafiu — Fri, 18 Mar 2016 12:27:47 GMT

Hello Everybody,

I have a bare-metal code running on M4 core.

The core executes, from DDR, much slower than expected, that means more than 10 times slower than executing from TCM.

I suspect the cache is not properly configured.

The cache controller is enabled using the LMEM_EnableSystemCache() and LMEM_EnableCodeCache() provided by NXP on FreeRTOS example.There is no effect for execution time after calling LMEM functions.

I did not find anything about cacheability.

Is there any way to define/check the DDR cacheability for M4? I mean to define DDR regions as cacheable/non-cacheable.

Thanks

Re: imx6sx DDR cacheability

Yuri — Mon, 21 Mar 2016 02:36:02 GMT

Hello,

The base address of LMEM is 0xE008_2000.

The RM in section 13.11 (LMEM Memory Map/Register Definition) contains

misprints.

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

Re: imx6sx DDR cacheability

catalinzafiu — Mon, 21 Mar 2016 11:28:19 GMT

Thanks Yuri,

I have updated the base address. The cache is working now, the execution time is as expected.

After enabling the cache, the Segger J-Link debugger seems not able to stop in breakpoints. Do you have any hint for that?

Regards,

Catalin

Re: imx6sx DDR cacheability

Yuri — Tue, 22 Mar 2016 08:25:30 GMT

Hello,

perhaps the problem concerns with the fact, that cache coherency

is not provided in i.MX6 SX. The debugger is working in physical addresses.

Regards,

Yuri.

Re: imx6sx DDR cacheability

catalinzafiu — Tue, 22 Mar 2016 09:04:26 GMT

Thanks Yuri

Re: imx6sx DDR cacheability

johnesmith — Fri, 07 Apr 2017 00:27:18 GMT

Hi, as I understood the cacheability has effect on the whole DDR region, right? Is it possible to enable the cacheability for a specified DDR region?