<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: Linux iMX6 PCIe driver not working</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Re-Linux-iMX6-PCIe-driver-not-working/m-p/482635#M76943</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Please check PCIe clock configuration.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; HW Design Checking List for i.Mx6DQSDL Rev2.9 contains useful recommendations&lt;/P&gt;&lt;P&gt;about using (external) PCIe clock :&lt;/P&gt;&lt;P&gt; "Due to CLKx_P/N is LVDS port and don't match with PCIe reference clock specification.&lt;/P&gt;&lt;P&gt;For PCIe Gen1 application, following low cost solution can be used(DC bias and AC&lt;/P&gt;&lt;P&gt;impedance should be considered).&amp;nbsp; Please refer to "HW Design Checking List for i.Mx6DQSDL&lt;/P&gt;&lt;P&gt;Rev2.7.xlsx", sheet "Schematic", Ref12 for more info."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; "PCIe reference clock solution which provided by CLKx_N/P of i.MX6 chip can't pass PCIe&lt;/P&gt;&lt;P&gt;Gen2 compliance test.&amp;nbsp; Recommend using external PCIe 2.0/3.0 clock generator with 2 HCSL&lt;/P&gt;&lt;P&gt;outputs solution. One clock channel connect to i.MX6 as a reference input, please click&lt;/P&gt;&lt;P&gt;Ref14 ("HW Design Checking List for i.Mx6DQSDL Rev2.9.xlsx") for reference circuit.&lt;/P&gt;&lt;P&gt;Another clock channel should connect to PCIe connector, please contact generator vendor&lt;/P&gt;&lt;P&gt;for detailed design guide."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;A href="https://community.nxp.com/docs/DOC-93819"&gt;HW Design Checking List for i.MX6DQSDL&lt;/A&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 03 Dec 2015 03:11:33 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2015-12-03T03:11:33Z</dc:date>
    <item>
      <title>Re: Linux iMX6 PCIe driver not working</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Re-Linux-iMX6-PCIe-driver-not-working/m-p/482635#M76943</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Please check PCIe clock configuration.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; HW Design Checking List for i.Mx6DQSDL Rev2.9 contains useful recommendations&lt;/P&gt;&lt;P&gt;about using (external) PCIe clock :&lt;/P&gt;&lt;P&gt; "Due to CLKx_P/N is LVDS port and don't match with PCIe reference clock specification.&lt;/P&gt;&lt;P&gt;For PCIe Gen1 application, following low cost solution can be used(DC bias and AC&lt;/P&gt;&lt;P&gt;impedance should be considered).&amp;nbsp; Please refer to "HW Design Checking List for i.Mx6DQSDL&lt;/P&gt;&lt;P&gt;Rev2.7.xlsx", sheet "Schematic", Ref12 for more info."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; "PCIe reference clock solution which provided by CLKx_N/P of i.MX6 chip can't pass PCIe&lt;/P&gt;&lt;P&gt;Gen2 compliance test.&amp;nbsp; Recommend using external PCIe 2.0/3.0 clock generator with 2 HCSL&lt;/P&gt;&lt;P&gt;outputs solution. One clock channel connect to i.MX6 as a reference input, please click&lt;/P&gt;&lt;P&gt;Ref14 ("HW Design Checking List for i.Mx6DQSDL Rev2.9.xlsx") for reference circuit.&lt;/P&gt;&lt;P&gt;Another clock channel should connect to PCIe connector, please contact generator vendor&lt;/P&gt;&lt;P&gt;for detailed design guide."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;A href="https://community.nxp.com/docs/DOC-93819"&gt;HW Design Checking List for i.MX6DQSDL&lt;/A&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 03 Dec 2015 03:11:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Re-Linux-iMX6-PCIe-driver-not-working/m-p/482635#M76943</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-12-03T03:11:33Z</dc:date>
    </item>
  </channel>
</rss>

