<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: SD Boot</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481299#M76737</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; please refer to Table 8-18 (SD/MMC IOMUX Pin Configuration)&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;of i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016 :&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/22648i8E63312268741C7B/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.jpg" alt="1.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&amp;nbsp; The pins, multiplexed with NAND are used&amp;nbsp; for uSDHC2 boot.&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Note: If this post answers your question, please click the Correct &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Answer&amp;nbsp; button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 19 May 2016 03:09:52 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-05-19T03:09:52Z</dc:date>
    <item>
      <title>SD Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481298#M76736</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using iMX6UL in one of my custom board design and interfaced µSD card to uSDHC2 port on iMX6UL LCD port pins. I have not used LCD in my design. LCD port is used as uSDHC2 port here.&lt;/P&gt;&lt;P&gt;I am not able to boot from µSD card though all boot config resistor and boot mode setting resistors are correctly loaded on board.&lt;/P&gt;&lt;P&gt;By referring paragraph in iMX6UL reference manual page # 273, SD card can be connected to any uSDHC port and can be booted by copying 4Kbyte of data from SD card to internal RAM.&lt;/P&gt;&lt;P&gt;So can i boot from uSDHC2 port on LCD port pins.?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ritesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 18 May 2016 12:55:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481298#M76736</guid>
      <dc:creator>riteshpatel</dc:creator>
      <dc:date>2016-05-18T12:55:39Z</dc:date>
    </item>
    <item>
      <title>Re: SD Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481299#M76737</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Hello,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;&amp;nbsp; please refer to Table 8-18 (SD/MMC IOMUX Pin Configuration)&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;of i.MX 6UltraLite Applications Processor Reference Manual, Rev. 1, 04/2016 :&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="1.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/22648i8E63312268741C7B/image-size/large?v=v2&amp;amp;px=999" role="button" title="1.jpg" alt="1.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&amp;nbsp; The pins, multiplexed with NAND are used&amp;nbsp; for uSDHC2 boot.&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Have a great day,&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Yuri&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Note: If this post answers your question, please click the Correct &lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;Answer&amp;nbsp; button. Thank you!&lt;/SPAN&gt;&lt;/P&gt;&lt;P class="tm6 tm5 a______"&gt;&lt;SPAN class="tm7"&gt;------------------------------------------------------------------------------&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 May 2016 03:09:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481299#M76737</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-19T03:09:52Z</dc:date>
    </item>
    <item>
      <title>Re: SD Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481300#M76738</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your quick response.&lt;/P&gt;&lt;P&gt;I did review Table 8-18. But i got below information from reference manual chapter # 8, pg # 273.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_0.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/22682iCF50A79E9A0D463C/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_0.png" alt="pastedImage_0.png" /&gt;&lt;/span&gt; &lt;/P&gt;&lt;P&gt;This seems i can connect SD card to any uSDHC port and I can boot from that port as explained above.&lt;/P&gt;&lt;P&gt;Please let me know above explained SD boot process is possible or not?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Ritesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 May 2016 05:18:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481300#M76738</guid>
      <dc:creator>riteshpatel</dc:creator>
      <dc:date>2016-05-19T05:18:59Z</dc:date>
    </item>
    <item>
      <title>Re: SD Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481301#M76739</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; the boot ROM configures (only) NAND-related pins for uSDHC2 port.&lt;/P&gt;&lt;P&gt;Using other (uSDHC2) pin-mux configurations is not avaialble by the boot ROM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 May 2016 05:38:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SD-Boot/m-p/481301#M76739</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-05-19T05:38:26Z</dc:date>
    </item>
  </channel>
</rss>

