<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478633#M76084</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Juri,&lt;/P&gt;&lt;P&gt;this does not really help as the parts a ECL technology and start at 5$ upwards..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How do NXP realize the delay on the reference board ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 04 Feb 2016 08:53:18 GMT</pubDate>
    <dc:creator>christianpeters</dc:creator>
    <dc:date>2016-02-04T08:53:18Z</dc:date>
    <item>
      <title>i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478630#M76081</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Community,&lt;/P&gt;&lt;P&gt;according to the datasheet of the AR8035 the &lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;RGMII1_TX_CTL has to be delayed from . 1.5 to 2ns.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;The iMX6SoloX cannot do this. and the integrated delay of the AR8035 is too long with 2,4 nS.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;It is not feasible to get the delay by making the track long enough.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;Is there easy way to produce the necessary delay?&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;Thanks a lot.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;Christian Peters FAE EBV&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN lang="DE" style="font-size: 10.0pt; font-family: 'Arial',sans-serif;"&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 01 Feb 2016 09:54:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478630#M76081</guid>
      <dc:creator>christianpeters</dc:creator>
      <dc:date>2016-02-01T09:54:41Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478631#M76082</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;&amp;nbsp; The i.MX6SX Datasheet(s) recommend hardware delay (of greater than 1.5 ns and less than &lt;/SPAN&gt;&lt;SPAN style="font-size: 12,0000pt; font-family: Verdana;"&gt;2.0 ns) &lt;BR /&gt;for the&amp;nbsp; clock signal. This may be implemented as PCB trace delay or delay scheme. Basically&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;RGMII specs allow implementation of a delay on TXC or RXC inside the transmitter,&lt;/SPAN&gt; &lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;but &lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;- as we &lt;BR /&gt;see -&lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;this delay option is not configurable &lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;neither&lt;/SPAN&gt; &lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;for &lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;i.MX6&lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt;SX&lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt; ENET&lt;/SPAN&gt;&lt;SPAN style="font-family: Verdana; font-size: 12,0000pt;"&gt; nor the external PHY. &lt;BR /&gt;The Datasheet &lt;/SPAN&gt;&lt;SPAN style="font-size: 12,0000pt; font-family: Verdana;"&gt;recommends PCB trace solution.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 02 Feb 2016 02:28:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478631#M76082</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-02-02T02:28:29Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478632#M76083</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear Yuri,&lt;/P&gt;&lt;P&gt;a pcb trace solution would mean a 260mm trace @ 1,75 nS.&lt;/P&gt;&lt;P&gt;This from layout and EMV point of view, very poor and not feasible.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Any other recommendations?&lt;/P&gt;&lt;P&gt;Thanks for your help.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Feb 2016 07:57:29 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478632#M76083</guid>
      <dc:creator>christianpeters</dc:creator>
      <dc:date>2016-02-04T07:57:29Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478633#M76084</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Juri,&lt;/P&gt;&lt;P&gt;this does not really help as the parts a ECL technology and start at 5$ upwards..&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;How do NXP realize the delay on the reference board ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Christian&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Feb 2016 08:53:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478633#M76084</guid>
      <dc:creator>christianpeters</dc:creator>
      <dc:date>2016-02-04T08:53:18Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478634#M76085</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; The following is i.MX6SX refrence design Summary page :&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; &lt;A href="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD" title="http://www.nxp.com/products/microcontrollers-and-processors/arm-processors/i.mx-applications-processors-based-on-arm-cores/i.mx-6-processors/i.mx6qp/sabre-board-for-smart-devices-reference-design-based-on-the-i.mx-6-series:RDIMX6SABREBRD"&gt;SABRE Board Reference Design|NXP&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 04 Feb 2016 09:16:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478634#M76085</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-02-04T09:16:32Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SoloX RGMII1_TX_CTL delay to AR8035</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478635#M76086</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="circuit-board-traces.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/59693i931C51A2CAEC85AD/image-size/large?v=v2&amp;amp;px=999" role="button" title="circuit-board-traces.jpg" alt="circuit-board-traces.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Just as an example of implementation&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 Feb 2016 02:16:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SoloX-RGMII1-TX-CTL-delay-to-AR8035/m-p/478635#M76086</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-02-05T02:16:12Z</dc:date>
    </item>
  </channel>
</rss>

