<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: DDR Calibration test</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474201#M75116</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi igorpadykov&lt;/P&gt;&lt;P&gt;in my custom board DDR3(2GB) is routed&amp;nbsp; by fly-by-topology and only single clock is used.&lt;/P&gt;&lt;P&gt;is it necessary to connect both the clocks or one clock is sufficient.&lt;/P&gt;&lt;P&gt;if two clocks are necessary,it may be the reason to fail my board stress test&amp;nbsp; ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Saida&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 15 Dec 2015 12:11:05 GMT</pubDate>
    <dc:creator>saida</dc:creator>
    <dc:date>2015-12-15T12:11:05Z</dc:date>
    <item>
      <title>DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474197#M75112</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi I.mx6 community&lt;/P&gt;&lt;P&gt;my ddr calibration and stress test both are failed&lt;/P&gt;&lt;P&gt;how to solve that ?&lt;/P&gt;&lt;P&gt;can any one give me the exact procedure how to do that if i am doing wrong .&lt;/P&gt;&lt;P&gt;go 0x907000&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;## Starting application at 0x00907000 ...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; DDR Stress Test (2.3.0) &lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Build: Nov 20 2015, 16:05:41&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Freescale Semiconductor, Inc.&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Chip ID&lt;/P&gt;&lt;P&gt;CHIP ID = i.MX6 Solo/DualLite (0x61)&lt;/P&gt;&lt;P&gt;Internal Revision = TO1.2&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Boot Configuration&lt;/P&gt;&lt;P&gt;SRC_SBMR1(0x020d8004) = 0x02008000&lt;/P&gt;&lt;P&gt;SRC_SBMR2(0x020d801c) = 0x3a000001&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What ARM core speed would you like to run? &lt;/P&gt;&lt;P&gt;Type 1 for 800MHz, 2 for 1GHz &lt;/P&gt;&lt;P&gt;ARM Clock set to 800MHz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; DDR configuration&lt;/P&gt;&lt;P&gt;BOOT_CFG3[5-4]: 0x00, Single DDR channel.&lt;/P&gt;&lt;P&gt;DDR type is DDR3 &lt;/P&gt;&lt;P&gt;Data width: 64, bank num: 8&lt;/P&gt;&lt;P&gt;Row size: 15, col size: 10&lt;/P&gt;&lt;P&gt;Chip select CSD0 is used &lt;/P&gt;&lt;P&gt;Density per chip select: 2048MB &lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Current Tempareture: 33&lt;/P&gt;&lt;P&gt;============================================&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please select the DDR density per chip select (in bytes) on the board &lt;/P&gt;&lt;P&gt;Type 0 for 2GB; 1 for 1GB; 2 for 512MB; 3 for 256MB; 4 for 128MB; 5 for 64MB; 6 for 32MB&amp;nbsp; &lt;/P&gt;&lt;P&gt;For maximum supported density (4GB), we can only access up to 3.75GB.&amp;nbsp; Type 7 to select this &lt;/P&gt;&lt;P&gt;&amp;nbsp; DDR density selected (MB): 2048&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Would do you want run DDR Calibration? Type 'y' to run and 'n' to skip&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Calibration will run at DDR frequency 400MHz. Type 'y' to continue.&lt;/P&gt;&lt;P&gt;If you want to run at other DDR frequency. Type 'n'&lt;/P&gt;&lt;P&gt;&amp;nbsp; Please enter the MR1 value on the initilization script &lt;/P&gt;&lt;P&gt;&amp;nbsp; This will be re-programmed into MR1 after write leveling calibration &lt;/P&gt;&lt;P&gt;&amp;nbsp; Enter as a 4-digit HEX value, example 0004, then hit enter &lt;/P&gt;&lt;P&gt;0000DDR Freq: 396 MHz &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ddr_mr1=0x00000000&lt;/P&gt;&lt;P&gt;Start write leveling calibration...&lt;/P&gt;&lt;P&gt;running Write level HW calibration&lt;/P&gt;&lt;P&gt;Write leveling calibration completed, update the following registers in your initialization script&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x0049004F&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL1 ch0 (0x021b0810) = 0x004B004F&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL0 ch1 (0x021b480c) = 0x00670067&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MMDC_MPWLDECTRL1 ch1 (0x021b4810) = 0x00620105&lt;/P&gt;&lt;P&gt;Write DQS delay result:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS0 delay: 79/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS1 delay: 73/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS2 delay: 79/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS3 delay: 75/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS4 delay: 103/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS5 delay: 103/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS6 delay: 133/256 CK&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Write DQS7 delay: 98/256 CK&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Starting DQS gating calibration&lt;/P&gt;&lt;P&gt;. . . . . . . . . . . . . . ERROR FOUND, we can't get suitable value !!!!&lt;/P&gt;&lt;P&gt;dram test fails for all values. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Error: failed during ddr calibration&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;###########################################&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;my test is failed even though SI&amp;nbsp; analysis for DDR is cleared&lt;/P&gt;&lt;P&gt;i am following this procedure&lt;/P&gt;&lt;P&gt;1.i am able to download u-boot through ARM DS-5 with init script&amp;nbsp; from Sabresd board.&lt;/P&gt;&lt;P&gt;2.in u-boot i am downloading ddr-test-uboot-jtag-mx6dl.bin file to 0x907000 and ruuning&lt;/P&gt;&lt;P&gt;3.test failed as i shown above&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;how to solve this ?&lt;/P&gt;&lt;P&gt;thanks and regards&lt;/P&gt;&lt;P&gt;Saida&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 10 Dec 2015 09:18:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474197#M75112</guid>
      <dc:creator>saida</dc:creator>
      <dc:date>2015-12-10T09:18:37Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474198#M75113</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Saida&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;pelase enter meaningful MR1 value (from your log:&lt;/P&gt;&lt;P&gt;"ddr_mr1=0x00000000"), as described on below link&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-wiki-small" data-containerid="2004" data-containertype="14" data-objectid="96412" data-objecttype="102" href="https://community.freescale.com/docs/DOC-96412"&gt;https://community.freescale.com/docs/DOC-96412&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Error " "DQS gating calibration. . . . . . . . . . . . . . ERROR FOUND, we can't get suitable value"&lt;/P&gt;&lt;P&gt;can be ignored if all other tests passed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Dec 2015 02:14:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474198#M75113</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-11T02:14:37Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474199#M75114</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi igorpadykov&lt;/P&gt;&lt;P&gt;i am entering MR1 value 0x0004&lt;/P&gt;&lt;P&gt;1.today my ddr stress test passed upto 226 Mhz than after it fails, what could be the problem for other frequencies after 226Mhz&lt;/P&gt;&lt;P&gt;2. but calibration test is not passed even at 350Mhz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;what is the solution to these problems ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;thanks and regards&lt;/P&gt;&lt;P&gt;Saida&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Dec 2015 07:21:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474199#M75114</guid>
      <dc:creator>saida</dc:creator>
      <dc:date>2015-12-11T07:21:33Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474200#M75115</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;gt;1.today my ddr stress test passed upto 226 Mhz than after it fails, what&lt;/P&gt;&lt;P&gt;&amp;gt;could be the problem for other frequencies after 226Mhz&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;this may be caused by not good board routing and overall board noise.&lt;/P&gt;&lt;P&gt;Please recheck power supplies filtering and ddr routing guidelines in&lt;/P&gt;&lt;P&gt;i.MX6 System Development User’s Guide (rev.1, 6/2013)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf" rel="nofollow"&gt;http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Dec 2015 08:51:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474200#M75115</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-11T08:51:52Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474201#M75116</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi igorpadykov&lt;/P&gt;&lt;P&gt;in my custom board DDR3(2GB) is routed&amp;nbsp; by fly-by-topology and only single clock is used.&lt;/P&gt;&lt;P&gt;is it necessary to connect both the clocks or one clock is sufficient.&lt;/P&gt;&lt;P&gt;if two clocks are necessary,it may be the reason to fail my board stress test&amp;nbsp; ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Saida&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Dec 2015 12:11:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474201#M75116</guid>
      <dc:creator>saida</dc:creator>
      <dc:date>2015-12-15T12:11:05Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474202#M75117</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Saida&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;it does not matter as DDR_SDCLK0 and DDR_SDCLK1 are&lt;/P&gt;&lt;P&gt;the same. Just for test one can try to hand solder 22uF capacitors&lt;/P&gt;&lt;P&gt;directly under center of chip.&amp;nbsp; Another option is to&lt;/P&gt;&lt;P&gt;software Increase voltages of ARM_CAP, SOC_CAP, PU_CAP.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 15 Dec 2015 12:25:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474202#M75117</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-12-15T12:25:33Z</dc:date>
    </item>
    <item>
      <title>Re: DDR Calibration test</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474203#M75118</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi&lt;/P&gt;&lt;P&gt;in my board there are some signal conditioning termination resistors which are connected to DDRVREFF instead of VTTR&lt;/P&gt;&lt;P&gt;this may be the problem to fail DDR test.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;P&gt;Saida&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Dec 2015 08:44:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-Calibration-test/m-p/474203#M75118</guid>
      <dc:creator>saida</dc:creator>
      <dc:date>2015-12-17T08:44:03Z</dc:date>
    </item>
  </channel>
</rss>

