<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: SGTL5000 hangs I2C bus Issue  in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470120#M74340</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please always follow the chip initialization sequence, given in the Section 2.2 "Chip Configuration" of the attached App Note document.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 04 Apr 2016 11:22:21 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2016-04-04T11:22:21Z</dc:date>
    <item>
      <title>SGTL5000 hangs I2C bus Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470118#M74338</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello ,&lt;/P&gt;&lt;P&gt;We have a custom board and SGTL500 chip .And for this we have programmed board with&lt;SPAN style="text-decoration: underline;"&gt; bare-metal not Linux&lt;/SPAN&gt; .&lt;/P&gt;&lt;P&gt;As per discussed in the mentioned link , after power cycle we need to fill SGTL registers with default values .&lt;/P&gt;&lt;P&gt;&lt;A _jive_internal="true" href="https://community.nxp.com/message/482530#comment-482531" title="https://community.freescale.com/message/482530#comment-482531"&gt;https://community.freescale.com/message/482530#comment-482531&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;A href="https://github.com/wandboard-org/linux/commit/a6485863759348335847196b3c84c61a060a174d" title="https://github.com/wandboard-org/linux/commit/a6485863759348335847196b3c84c61a060a174d"&gt;ASoC: sgtl5000: Fix driver probe after reset · wandboard-org/linux@a648586 · GitHub&lt;/A&gt; &lt;/P&gt;&lt;P&gt;In our environment ,When we try to write reg with defaults value that too fails. &lt;/P&gt;&lt;P&gt;We have use PLL with integer divisor and fractional divisor equal to 16 and 786 respectively.&lt;/P&gt;&lt;P&gt;SYS_FS = 8 KHz&amp;nbsp; &lt;/P&gt;&lt;P&gt;Provided System main clock = 12 MHz,&lt;/P&gt;&lt;P&gt;What needs to be done to resolve this issue ?? Please let me know.&lt;/P&gt;&lt;P&gt;SGTL5000 registers are configured in the following order &lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;ANA_POWER&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x4060 &lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;LINREG_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x6C&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;REF_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x1F2&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;SHORT_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x4446&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ANA_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x122 (Headphone Unmute)&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;CLK_TOP_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x0&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;PLL_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x8312&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ANA_POWER&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x5BA&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;CLK_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x003B&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;DIG_POWER&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x63&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;SSS_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x70&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ADCDAC_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x0&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;DAC_VOL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x3C3C&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;DAP_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x0&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;I2S_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x1B0&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;MIC_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x170&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ANA_HP_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x1E1E&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ANA_ADC_CTRL&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x0&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;ANA_STATUS&amp;nbsp;&amp;nbsp; &lt;/TD&gt;&lt;TD&gt;0x17&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- Pinkesh&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Apr 2016 06:26:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470118#M74338</guid>
      <dc:creator>pinkesh</dc:creator>
      <dc:date>2016-04-01T06:26:49Z</dc:date>
    </item>
    <item>
      <title>Re: SGTL5000 hangs I2C bus Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470119#M74339</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;We have applied external VDDD @&amp;nbsp; 1.8 V.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Apr 2016 06:33:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470119#M74339</guid>
      <dc:creator>pinkesh</dc:creator>
      <dc:date>2016-04-01T06:33:50Z</dc:date>
    </item>
    <item>
      <title>Re: SGTL5000 hangs I2C bus Issue</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470120#M74340</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Please always follow the chip initialization sequence, given in the Section 2.2 "Chip Configuration" of the attached App Note document.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 04 Apr 2016 11:22:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/SGTL5000-hangs-I2C-bus-Issue/m-p/470120#M74340</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2016-04-04T11:22:21Z</dc:date>
    </item>
  </channel>
</rss>

