<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic DDR clk value in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/DDR-clk-value/m-p/467856#M73813</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;HI All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to change imx6 DL DDR clk frequency to 410MHz, is it possible? can you pl. give example bare-metal ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it possible to change DDR clk frequency run time?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 18 Feb 2016 15:22:13 GMT</pubDate>
    <dc:creator>dhanunjay</dc:creator>
    <dc:date>2016-02-18T15:22:13Z</dc:date>
    <item>
      <title>DDR clk value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-clk-value/m-p/467856#M73813</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;HI All,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I want to change imx6 DL DDR clk frequency to 410MHz, is it possible? can you pl. give example bare-metal ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it possible to change DDR clk frequency run time?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 18 Feb 2016 15:22:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-clk-value/m-p/467856#M73813</guid>
      <dc:creator>dhanunjay</dc:creator>
      <dc:date>2016-02-18T15:22:13Z</dc:date>
    </item>
    <item>
      <title>Re: DDR clk value</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-clk-value/m-p/467857#M73814</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi DHANUNJAY&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;it can be changed running code from iRAM for changing system PLL,&lt;/P&gt;&lt;P&gt;check sect.18.5.1.3.3 System PLL, sect.18.5.1.5.3 PLL clock change&lt;/P&gt;&lt;P&gt;&lt;SPAN&gt;i.MX6DQ Reference Manual: &lt;/SPAN&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf" rel="nofollow"&gt;http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf&lt;/A&gt;&lt;SPAN&gt;.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;In runtime the same procedure can be used. For example bare-metal please&lt;/P&gt;&lt;P&gt;create service request.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 19 Feb 2016 00:56:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-clk-value/m-p/467857#M73814</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-02-19T00:56:15Z</dc:date>
    </item>
  </channel>
</rss>

