<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: imx6 LPDDR2 parameter clarification</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6-LPDDR2-parameter-clarification/m-p/464447#M73069</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Generally&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; RALAT / WALAT are used to compensate internal delays in order to provide &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;proper timings for internal output buffer enable signals, controlling internal FIFOs.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Really optimal values for RALAT / WALAT are board dependent and should be found &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;experimentally. &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; Also, please refer to &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;MMDCx_MDMIC[WALAT]&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; description &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;in the i.MX6 &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Reference Manual &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;for more details, in particular, regarding &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;to an issue, when&lt;/SPAN&gt; &lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;the DQS signal &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 16,0000pt; font-family: 'Times New Roman';"&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;(delayed internally from SDCLK) may be cropped. &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;To avoid it WALAT should be set 1.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;&amp;nbsp; Please check if for Your board :&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 16,0000pt; font-family: 'Times New Roman';"&gt;- Address and control signals&amp;nbsp; shorter than the clocks ;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;- Longest clock trace must be &amp;lt;= 3 inches.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 17 Feb 2016 03:06:28 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2016-02-17T03:06:28Z</dc:date>
    <item>
      <title>imx6 LPDDR2 parameter clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-LPDDR2-parameter-clarification/m-p/464446#M73068</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;reg 021b_0018 /021b_4018&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &lt;/P&gt;&lt;TABLE border="0" cellspacing="0"&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD align="center" height="68" style="border-top: 1px solid #000000; border-bottom: 1px solid #000000; border-left: 2px solid #000000; border-right: 1px solid #000000;" valign="bottom"&gt;WALAT&lt;/TD&gt;&lt;TD align="center" style="border: 1px solid #000000;" valign="bottom"&gt;-&lt;/TD&gt;&lt;TD align="center" bgcolor="#D7E4BD" style="border: 1px solid #000000;" valign="bottom"&gt;0&lt;/TD&gt;&lt;TD align="center" style="border: 1px solid #000000;" valign="bottom"&gt;00000000&lt;/TD&gt;&lt;TD align="left" style="border: 1px solid #000000;" valign="bottom"&gt;WALAT: Write Additional latency. Recommend to clear these bits. Proper board design should ensure that the DRAM devices are placed close enough to the MMDC to ensure the shew between CLK and DQS is less than 1 cycle. &lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have the clock 65mm (~434pS) from the processor and the DQS lines are 81mm from the processor ( ~540pS) to the memory chip.&lt;/P&gt;&lt;P&gt;The memory is Micron&amp;nbsp; MT42L256M64D4LM-25WT&amp;nbsp; (400MHz LPDDR2)&lt;/P&gt;&lt;P&gt;Can someone tell me what the statement above " MMDC to ensure the shew between CLK and DQS is less than 1 cycle. " is referring to, because if both distances are less than 1cycle (2500pS) and yet the system wont run at 400MHz, it is ok at 380 MHz. &lt;/P&gt;&lt;P&gt;By setting the WLAT to 1, the system passes the memory test at 400 with flying colours.&lt;/P&gt;&lt;P&gt;My deduction from this is that the statement is referring to the return flight path ??? Could someone please explain if possible.&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;PS: prior to the WLAT of 1, the memory test would not pass at 1GHz processor speed. now it works with 1GHz also.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Feb 2016 02:44:49 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-LPDDR2-parameter-clarification/m-p/464446#M73068</guid>
      <dc:creator>tomcoggio</dc:creator>
      <dc:date>2016-02-17T02:44:49Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 LPDDR2 parameter clarification</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-LPDDR2-parameter-clarification/m-p/464447#M73069</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; &lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Generally&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; RALAT / WALAT are used to compensate internal delays in order to provide &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;proper timings for internal output buffer enable signals, controlling internal FIFOs.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Really optimal values for RALAT / WALAT are board dependent and should be found &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;experimentally. &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; Also, please refer to &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;MMDCx_MDMIC[WALAT]&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt; description &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;in the i.MX6 &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;Reference Manual &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;for more details, in particular, regarding &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;to an issue, when&lt;/SPAN&gt; &lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;the DQS signal &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 16,0000pt; font-family: 'Times New Roman';"&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;(delayed internally from SDCLK) may be cropped. &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;To avoid it WALAT should be set 1.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;&amp;nbsp; Please check if for Your board :&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 16,0000pt; font-family: 'Times New Roman';"&gt;- Address and control signals&amp;nbsp; shorter than the clocks ;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Times New Roman'; font-size: 16,0000pt;"&gt;- Longest clock trace must be &amp;lt;= 3 inches.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Feb 2016 03:06:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-LPDDR2-parameter-clarification/m-p/464447#M73069</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2016-02-17T03:06:28Z</dc:date>
    </item>
  </channel>
</rss>

