topic Re: imx6 enet in i.MX Processors

imx6 enet

dongfangxiu — Wed, 20 Apr 2016 14:44:46 GMT

According to i.MX 6 SD Applications Processor reference manual,

Legacy buffer descriptors are used only in single-ring mode,

that is, when DMAnCFG[DMA_CLASS_EN] are zero.

but I cannot find this register, so when descriptors reach the last one, they cannot warp back, errors happen.

igorpadykov — Thu, 21 Apr 2016 00:22:21 GMT

Hi dong

for DMA_CLASS_EN description please check

sect.24.5.42 DMA Class Based Configuration (ENETx_DMAnCFG) i.MX6SX Reference Manual

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

dongfangxiu — Thu, 21 Apr 2016 05:37:33 GMT

Thanks! It comes out my cache has some problem. Another problem is, when I ping my PC with 10000 bytes packets, the link will down sometimes.