<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Safe mode in i.MX6q Software Mux Control in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Safe-mode-in-i-MX6q-Software-Mux-Control/m-p/452573#M70370</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; If you see OMAP processors from TI, there is a mode called SAFE_MODE other than the modes supported by the particular PAD control register.&lt;/P&gt;&lt;P&gt;As quoted, the safe_mode in OMAP &lt;EM&gt;"avoids any risk of electrical contention by configuring the pin as an input with no functional interface mapped to it. The safe mode is used mainly as the default mode for all pins containing no mandatory interface at the release of power-on reset." &lt;/EM&gt;Is similar kind of functionality available in i.MX processors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Vijai Kumar K&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 28 Jul 2015 11:12:00 GMT</pubDate>
    <dc:creator>vijaikumar</dc:creator>
    <dc:date>2015-07-28T11:12:00Z</dc:date>
    <item>
      <title>Safe mode in i.MX6q Software Mux Control</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Safe-mode-in-i-MX6q-Software-Mux-Control/m-p/452573#M70370</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; If you see OMAP processors from TI, there is a mode called SAFE_MODE other than the modes supported by the particular PAD control register.&lt;/P&gt;&lt;P&gt;As quoted, the safe_mode in OMAP &lt;EM&gt;"avoids any risk of electrical contention by configuring the pin as an input with no functional interface mapped to it. The safe mode is used mainly as the default mode for all pins containing no mandatory interface at the release of power-on reset." &lt;/EM&gt;Is similar kind of functionality available in i.MX processors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Vijai Kumar K&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Jul 2015 11:12:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Safe-mode-in-i-MX6q-Software-Mux-Control/m-p/452573#M70370</guid>
      <dc:creator>vijaikumar</dc:creator>
      <dc:date>2015-07-28T11:12:00Z</dc:date>
    </item>
    <item>
      <title>Re: Safe mode in i.MX6q Software Mux Control</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Safe-mode-in-i-MX6q-Software-Mux-Control/m-p/452574#M70371</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vijai&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;there is no similar mode in i.MX6 processors.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 29 Jul 2015 00:10:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Safe-mode-in-i-MX6q-Software-Mux-Control/m-p/452574#M70371</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-07-29T00:10:06Z</dc:date>
    </item>
  </channel>
</rss>

