<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックEIM Inter</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/EIM-Inter/m-p/450892#M69933</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi&lt;/P&gt;&lt;P&gt;i.mx community&lt;/P&gt;&lt;P&gt;i am using mx6dl processor&lt;/P&gt;&lt;P&gt;in my board the address signals a16 to a26 are not coming on EIM bus but lower bus is coming,is any body have any idea on this&lt;/P&gt;&lt;P&gt;thank you in advance&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 19 Aug 2015 14:27:37 GMT</pubDate>
    <dc:creator>saida</dc:creator>
    <dc:date>2015-08-19T14:27:37Z</dc:date>
    <item>
      <title>EIM Inter</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/EIM-Inter/m-p/450892#M69933</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi&lt;/P&gt;&lt;P&gt;i.mx community&lt;/P&gt;&lt;P&gt;i am using mx6dl processor&lt;/P&gt;&lt;P&gt;in my board the address signals a16 to a26 are not coming on EIM bus but lower bus is coming,is any body have any idea on this&lt;/P&gt;&lt;P&gt;thank you in advance&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 19 Aug 2015 14:27:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/EIM-Inter/m-p/450892#M69933</guid>
      <dc:creator>saida</dc:creator>
      <dc:date>2015-08-19T14:27:37Z</dc:date>
    </item>
    <item>
      <title>Re: EIM Inter</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/EIM-Inter/m-p/450893#M69934</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp;&amp;nbsp; Please check Your EIM configuration regarding EIM interface pads allocation.&lt;BR /&gt;Possible options may be found in Table 40 (EIM Internal Module Multiplexing)&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;of i.MX6 S/DL Datasheet(s).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6SDLCEC.pdf" rel="nofollow"&gt;http://cache.freescale.com/files/32bit/doc/data_sheet/IMX6SDLCEC.pdf&lt;/A&gt;&lt;SPAN&gt;&amp;nbsp; &lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 20 Aug 2015 02:57:59 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/EIM-Inter/m-p/450893#M69934</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-08-20T02:57:59Z</dc:date>
    </item>
  </channel>
</rss>

