<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRead PCIe memory using a DMA controller with i.MX6</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450273#M69760</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have a custom i.MX6 board and I would like to read buffers from a DDR2 memory reachable by the PCIe. I tried to read using the CPU but either the reading is too long (cache disabled) or I have data corruption with the cache enabled (some part of old images are still in the cache while reading again).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I read that the PCIe address space can't be read by the SDMA module. Is there a DMA controller that I can use to read this memory ? Does the IDMAC could be used to transfer memory to memory ? I didn't see a DMA channel where both source and destination are memories.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Vincent&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 02 Nov 2015 15:15:42 GMT</pubDate>
    <dc:creator>vincentdehors</dc:creator>
    <dc:date>2015-11-02T15:15:42Z</dc:date>
    <item>
      <title>Read PCIe memory using a DMA controller with i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450273#M69760</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I have a custom i.MX6 board and I would like to read buffers from a DDR2 memory reachable by the PCIe. I tried to read using the CPU but either the reading is too long (cache disabled) or I have data corruption with the cache enabled (some part of old images are still in the cache while reading again).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I read that the PCIe address space can't be read by the SDMA module. Is there a DMA controller that I can use to read this memory ? Does the IDMAC could be used to transfer memory to memory ? I didn't see a DMA channel where both source and destination are memories.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Vincent&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Nov 2015 15:15:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450273#M69760</guid>
      <dc:creator>vincentdehors</dc:creator>
      <dc:date>2015-11-02T15:15:42Z</dc:date>
    </item>
    <item>
      <title>Re: Read PCIe memory using a DMA controller with i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450274#M69761</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Vincent&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please look at below example usaging IPU DMA&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-95014"&gt;i.MX6Q PCIe EP/RC Validation System&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Nov 2015 12:25:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450274#M69761</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-11-03T12:25:15Z</dc:date>
    </item>
    <item>
      <title>Re: Read PCIe memory using a DMA controller with i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450275#M69762</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I tried to used the /dev/mxc_ipu but the buffer I want to read are not necessary images.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;The given exemple rescale the PCIe buffer (1024x1024 to 640x480 with RGB format). I could do the same thing but I have a "generic" data format (IPU_PIX_FMT_GENERIC = 8bpp) and I don't want to do any "image" processing. If I used these parameters with the /dev/mxc_ipu, I get the error IPU_CHECK_ERR_PROC_NO_NEED.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Note: I use linux-imx 3.0.35.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Nov 2015 13:17:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450275#M69762</guid>
      <dc:creator>vincentdehors</dc:creator>
      <dc:date>2015-11-03T13:17:32Z</dc:date>
    </item>
    <item>
      <title>Re: Read PCIe memory using a DMA controller with i.MX6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450276#M69763</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Did you manage to enable IPU DMA transfers to do 1:1&amp;nbsp;data transfers to/from PCIe address space?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 15 Sep 2017 07:16:35 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Read-PCIe-memory-using-a-DMA-controller-with-i-MX6/m-p/450276#M69763</guid>
      <dc:creator>wooosaiiii</dc:creator>
      <dc:date>2017-09-15T07:16:35Z</dc:date>
    </item>
  </channel>
</rss>

