<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: Recommendations for write leveling delay values on i.MX6Q</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450045#M69694</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jschoen&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am afraid it is not true to use &lt;SPAN style="color: #303030;"&gt;worst case delay value measured &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;across boards. Ideally board should use own&amp;nbsp; &lt;SPAN style="color: #303030;"&gt;WRITE_LEVELING delay register values.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;Difference accross boards may be caused by impedance mismatch or board noise.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;One can recheck with sect.3.4 DDR routing rules &lt;A href="http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf?fasp=1&amp;amp;WT_TYPE=Users%20Guides&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX6DQ6SDLHDG&lt;/A&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 21 May 2015 09:18:05 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-05-21T09:18:05Z</dc:date>
    <item>
      <title>Recommendations for write leveling delay values on i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450044#M69693</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;Should the WRITE_LEVELING delay register values be set greater than the worst case delay value measured across boards? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #1f497d;"&gt;The documents and discussions usually defer to using a model of the design to set the WRITE_LEVELING delay, but from our measurements using the DDR Stress Test, there is significant deviation board to board which may not align with a modeled design center.&amp;nbsp; P&lt;SPAN style="font-size: 11.0pt; font-family: 'Calibri','sans-serif'; color: #1f497d;"&gt;roposing to set delays in the shape of the average line but offset to where they are beyond the worst case delays&lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 20 May 2015 15:10:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450044#M69693</guid>
      <dc:creator>jschoen</dc:creator>
      <dc:date>2015-05-20T15:10:48Z</dc:date>
    </item>
    <item>
      <title>Re: Recommendations for write leveling delay values on i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450045#M69694</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jschoen&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am afraid it is not true to use &lt;SPAN style="color: #303030;"&gt;worst case delay value measured &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;across boards. Ideally board should use own&amp;nbsp; &lt;SPAN style="color: #303030;"&gt;WRITE_LEVELING delay register values.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;Difference accross boards may be caused by impedance mismatch or board noise.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #303030;"&gt;One can recheck with sect.3.4 DDR routing rules &lt;A href="http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf?fasp=1&amp;amp;WT_TYPE=Users%20Guides&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX6DQ6SDLHDG&lt;/A&gt; &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 21 May 2015 09:18:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450045#M69694</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-05-21T09:18:05Z</dc:date>
    </item>
    <item>
      <title>Re: Recommendations for write leveling delay values on i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450046#M69695</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I found this related post : &lt;A _jive_internal="true" href="https://community.nxp.com/thread/319387" title="https://community.freescale.com/thread/319387"&gt;https://community.freescale.com/thread/319387&lt;/A&gt;&lt;/P&gt;&lt;P&gt;It suggests sampling 5-10 boards and get calibration values.&amp;nbsp; Then balance the write leveling values (normally average them).&amp;nbsp; This is essentially what we've done....obtained calibration values for a sample build of same board design.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Is it recommended to average the write leveling value or use the worst case delay value?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Joel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 23 May 2015 02:21:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450046#M69695</guid>
      <dc:creator>jschoen</dc:creator>
      <dc:date>2015-05-23T02:21:18Z</dc:date>
    </item>
    <item>
      <title>Re: Recommendations for write leveling delay values on i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450047#M69696</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jschoen&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;procedure normally to average them&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 24 May 2015 10:34:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Recommendations-for-write-leveling-delay-values-on-i-MX6Q/m-p/450047#M69696</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-05-24T10:34:36Z</dc:date>
    </item>
  </channel>
</rss>

