<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: IMX535 and DDR3, needs pull ups?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444936#M68543</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you very much Igor, your prompt help and support is much appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Sherry &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 12 Oct 2015 17:21:17 GMT</pubDate>
    <dc:creator>sherry_zahid</dc:creator>
    <dc:date>2015-10-12T17:21:17Z</dc:date>
    <item>
      <title>IMX535 and DDR3, needs pull ups?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444932#M68539</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Just wondering if I need any external pull ups on the data and address lines when interfacing the IMX535 with DDR3 modules (Micron MT41K512M16). Also, on page 153 of the Datasheet for the IMX535 it shows a table with "out of reset conditions" for all the IO pins (for the address and data bus for DDR3). For example it states for the pin "DRAM_A0" a config value of "LOW", does this mean no internal pull up is enabled or present on this line during reset? Thank you for your time and help. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Oct 2015 13:38:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444932#M68539</guid>
      <dc:creator>sherry_zahid</dc:creator>
      <dc:date>2015-10-08T13:38:09Z</dc:date>
    </item>
    <item>
      <title>Re: IMX535 and DDR3, needs pull ups?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444933#M68540</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sherry &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;external pull ups are not needed, for connections example&lt;/P&gt;&lt;P&gt;one can look at&lt;/P&gt;&lt;P&gt;MCIMX53-START i.MX53 QS Board Schematics (REV 3)&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=IMX53QSB&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab" title="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=IMX53QSB&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;i.MX53 Quick Start Board|Freescale&lt;/A&gt; &lt;/P&gt;&lt;P&gt;For "DRAM_A0" page 153 of the Datasheet meaning is that pull up is disabled.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Oct 2015 01:47:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444933#M68540</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-10-09T01:47:55Z</dc:date>
    </item>
    <item>
      <title>Re: IMX535 and DDR3, needs pull ups?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444934#M68541</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;Thanks for your reply. I also meant to ask, would there be any design violations if I tie all of the following ground pins together and route them to ground without any external pull resistor?&lt;/P&gt;&lt;P&gt;A1, A11, A13, A18, A2, A22, A23, AA11, AA15, AA20, AA21, AB1, AB18, AB2, AB22, AB23,&lt;/P&gt;&lt;P&gt;AC1, AC18, AC2, AC22, AC23, B1, B11, B13, B18, B23, C12, C20, C21, D19, E19, F19, F20,&lt;/P&gt;&lt;P&gt;F21, F22, G19, G7, H10, H12, H8, J11, J13, J15, J17, J20, J9, K10, K12, K14, K16, K21, K8,&lt;/P&gt;&lt;P&gt;L11, L13, L15, L7, L9, M10, M12, M14, M16, M8, N11, N13, N15, N9, P10, P12, P14, P16,&lt;/P&gt;&lt;P&gt;P21, P7, P8, R11, R13, R15, R17, R20, R9, T10, T14, T16, T8, U15, U19, V15, V18, V19,&lt;/P&gt;&lt;P&gt;V20, V21, V22, W19, Y14, Y15, Y19&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks again!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 09 Oct 2015 12:49:30 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444934#M68541</guid>
      <dc:creator>sherry_zahid</dc:creator>
      <dc:date>2015-10-09T12:49:30Z</dc:date>
    </item>
    <item>
      <title>Re: IMX535 and DDR3, needs pull ups?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444935#M68542</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Sherry&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;no problem with such connection.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Oct 2015 01:52:25 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444935#M68542</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-10-12T01:52:25Z</dc:date>
    </item>
    <item>
      <title>Re: IMX535 and DDR3, needs pull ups?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444936#M68543</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thank you very much Igor, your prompt help and support is much appreciated.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kind regards,&lt;/P&gt;&lt;P&gt;Sherry &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Oct 2015 17:21:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX535-and-DDR3-needs-pull-ups/m-p/444936#M68543</guid>
      <dc:creator>sherry_zahid</dc:creator>
      <dc:date>2015-10-12T17:21:17Z</dc:date>
    </item>
  </channel>
</rss>

