<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic MIPI CSI receiver problem in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443241#M68175</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi everybody,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm doing board bring up on a board with a FPGA MIPI CSI transmitter and the IMX6 as a receiver.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm having some trouble getting the MIPI CSI block in the IMX6 properly receive the signals from the FPGA. I've tried at 200 MHz and 400 MHz MIPI DPHY clock rate and the problem is the same. The MIPI_CSI_PHY_STATE register goes from 0x200 (FPGA not transmitting) to 0x6F0 when the FPGA transmits data (i.e. not receiving any clock, clock and data lanes in stop state). I'm using 4 data lanes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When operating at 200 MHz I write 0x14 to the DPHY clock register during reset. For 400 MHz I've used 0x6. Since this register is undocumented I'm unsure if these are the correct values, can you confirm?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What can cause this type of issue? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/Kristoffer&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 11 Sep 2015 08:50:17 GMT</pubDate>
    <dc:creator>kristofferglemb</dc:creator>
    <dc:date>2015-09-11T08:50:17Z</dc:date>
    <item>
      <title>MIPI CSI receiver problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443241#M68175</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi everybody,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm doing board bring up on a board with a FPGA MIPI CSI transmitter and the IMX6 as a receiver.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm having some trouble getting the MIPI CSI block in the IMX6 properly receive the signals from the FPGA. I've tried at 200 MHz and 400 MHz MIPI DPHY clock rate and the problem is the same. The MIPI_CSI_PHY_STATE register goes from 0x200 (FPGA not transmitting) to 0x6F0 when the FPGA transmits data (i.e. not receiving any clock, clock and data lanes in stop state). I'm using 4 data lanes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;When operating at 200 MHz I write 0x14 to the DPHY clock register during reset. For 400 MHz I've used 0x6. Since this register is undocumented I'm unsure if these are the correct values, can you confirm?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What can cause this type of issue? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;/Kristoffer&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Sep 2015 08:50:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443241#M68175</guid>
      <dc:creator>kristofferglemb</dc:creator>
      <dc:date>2015-09-11T08:50:17Z</dc:date>
    </item>
    <item>
      <title>Re: MIPI CSI receiver problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443242#M68176</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Could you please also clarify the "dphy_clk" in Linux, I think it is the IMX6 clock HSI_TX. What function does it have for MIPI CSI receiver? If any, what frequency is needed to operate at a DPHY clock rate of 200 MHz and 400 MHz ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;My "pixel_clk" (EMI_SEL) is operating at 396 MHz. In the "Debug steps for customer MIPI sensor.docx" document it is written "hsp_clk &amp;gt; ccm_pixel_clk/0.9 &amp;gt; mipi_clk/(8*2)*lanes. The default setting for pixel_clk seems to be 396 MHz but hsp_clk can max be 266 MHz according to the reference manual. Please explain what are good values for dphy_clk, pixel_clk and hsp_clk for a 400 MHz * 4 lane MIPI CSI setup.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 11 Sep 2015 17:09:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443242#M68176</guid>
      <dc:creator>kristofferglemb</dc:creator>
      <dc:date>2015-09-11T17:09:14Z</dc:date>
    </item>
    <item>
      <title>Re: MIPI CSI receiver problem</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443243#M68177</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; The D-PHY clock is internal clock. You may use recommendations &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;the "Debug steps for customer MIPI sensor.docx".&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Have You tried recommendations of ludovic leau-mercier in&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;the following thread ? &lt;BR /&gt; &lt;BR /&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;A class="jive-link-thread-small" data-containerid="2004" data-containertype="14" data-objectid="357423" data-objecttype="1" href="https://community.freescale.com/thread/357423"&gt;https://community.freescale.com/thread/357423&lt;/A&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 14 Sep 2015 08:09:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/MIPI-CSI-receiver-problem/m-p/443243#M68177</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-09-14T08:09:18Z</dc:date>
    </item>
  </channel>
</rss>

