<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Problems with SPI driver in WinCE BSP for 3Stack EVA Board from Freescale in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Problems-with-SPI-driver-in-WinCE-BSP-for-3Stack-EVA-Board-from/m-p/176913#M6808</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, i am using the 3-Stack-Board from Freescale with a i.MX35 Controller. No i try to implement the SPI to read/write a serial Flash. For this, it is necessary, to hold the CS line low for the complete write cycle (write command, address and data). I tried now all settings, which i can use with the driver, but i can't get any state, in which the cs lins stays low between the bursts.&lt;/P&gt;&lt;P&gt;If anybody here in the board have an idea, which helps me to solve this problem, i will happy for any answer.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Bye, Norbert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 14 Oct 2011 10:36:04 GMT</pubDate>
    <dc:creator>fossi15</dc:creator>
    <dc:date>2011-10-14T10:36:04Z</dc:date>
    <item>
      <title>Problems with SPI driver in WinCE BSP for 3Stack EVA Board from Freescale</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Problems-with-SPI-driver-in-WinCE-BSP-for-3Stack-EVA-Board-from/m-p/176913#M6808</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello, i am using the 3-Stack-Board from Freescale with a i.MX35 Controller. No i try to implement the SPI to read/write a serial Flash. For this, it is necessary, to hold the CS line low for the complete write cycle (write command, address and data). I tried now all settings, which i can use with the driver, but i can't get any state, in which the cs lins stays low between the bursts.&lt;/P&gt;&lt;P&gt;If anybody here in the board have an idea, which helps me to solve this problem, i will happy for any answer.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Bye, Norbert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 14 Oct 2011 10:36:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Problems-with-SPI-driver-in-WinCE-BSP-for-3Stack-EVA-Board-from/m-p/176913#M6808</guid>
      <dc:creator>fossi15</dc:creator>
      <dc:date>2011-10-14T10:36:04Z</dc:date>
    </item>
  </channel>
</rss>

