<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Latch-up performance</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Latch-up-performance/m-p/441809#M67922</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;To avoid latch-up or malfunctions the I/O pins should not be externally driven while the I/O supply is OFF.&lt;/P&gt;&lt;P&gt;At what current do you consider an I/O pin to be driven?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Will an external 100k resistor, pulled up to external 3.3V, drive the I/O pin?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Claes-Henry&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 25 Nov 2015 09:53:39 GMT</pubDate>
    <dc:creator>claes-henryaron</dc:creator>
    <dc:date>2015-11-25T09:53:39Z</dc:date>
    <item>
      <title>Latch-up performance</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Latch-up-performance/m-p/441809#M67922</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;To avoid latch-up or malfunctions the I/O pins should not be externally driven while the I/O supply is OFF.&lt;/P&gt;&lt;P&gt;At what current do you consider an I/O pin to be driven?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Will an external 100k resistor, pulled up to external 3.3V, drive the I/O pin?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Claes-Henry&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Nov 2015 09:53:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Latch-up-performance/m-p/441809#M67922</guid>
      <dc:creator>claes-henryaron</dc:creator>
      <dc:date>2015-11-25T09:53:39Z</dc:date>
    </item>
    <item>
      <title>Re: Latch-up performance</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Latch-up-performance/m-p/441810#M67923</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Claes-Henry Aronsson,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;There is not a current currently specified as acceptable. As you mention the datasheet states that no I/O pin should be externally driven why the I/O supply is OFF. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I wouldn’t recommend using an external 3.3v in order to drive the I/O pin but rather using the I/O supply rail to drive it.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 01 Dec 2015 22:24:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Latch-up-performance/m-p/441810#M67923</guid>
      <dc:creator>gusarambula</dc:creator>
      <dc:date>2015-12-01T22:24:58Z</dc:date>
    </item>
  </channel>
</rss>

