<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6 cold boot delay in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441497#M67840</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Arttu,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please look at my comments below.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;1.&lt;BR /&gt;&amp;gt; &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt; Would I be correct in assuming that this should not cause the increased boot time before U-Boot? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;Correct.&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;2. &lt;BR /&gt; As for boot stages, more details are provided&amp;nbsp; below.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.1 ) power on - this is hardware option, dependent of power up (PMIC) sequence&amp;nbsp; ;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.2) boot decision - &lt;SPAN style="font-family: Arial; color: black;"&gt;ROM code decides where to boot from &lt;/SPAN&gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.3) IVT /DCD processing &amp;amp;&amp;amp; 2.4) HAB checking - really this stage includes &lt;SPAN style="font-family: Arial; color: black;"&gt;ROM code &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; accesses external memory, authenticate, runs DCD, copy and jump to image. &lt;SPAN style="font-family: Arial; color: black;"&gt;Result will vary&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; according to boot image size.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;Yuri.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 27 Apr 2015 05:00:36 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2015-04-27T05:00:36Z</dc:date>
    <item>
      <title>i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441494#M67837</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What is the minimal time that i.MX6Q takes from cold boot until boot ROM code transfers execution to user-implemented code, usually U-Boot? I could swear I read from somewhere that it's close to 100 ms, but we're currently seeing times closer to 500 ms before U-Boot starts execution.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks in advance,&lt;/P&gt;&lt;P&gt;Arttu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Apr 2015 09:18:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441494#M67837</guid>
      <dc:creator>arttupulli</dc:creator>
      <dc:date>2015-04-24T09:18:39Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441495#M67838</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt; Arttu,&lt;BR /&gt;&lt;BR /&gt;Boot timing of i.MX6 includes the following stages :&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;- power on ;&lt;BR /&gt; - boot decision ;&lt;BR /&gt; - IVT /DCD processing ;&lt;BR /&gt; - HAB checking.&lt;BR /&gt; &lt;BR /&gt; Boot time depends on boot device speed, and typically it takes ~50 ms,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;as You mentioned. But, please pay attention really boot ROM starts&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;only after clock stabilization – it may take several hundred ms for crystal.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Apr 2015 09:52:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441495#M67838</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-04-24T09:52:22Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441496#M67839</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your quick reply.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Our DCD is pretty simple, it only covers memory setup and sets some clock registers, consisting of ~100 DATA/write register lines of code. Would I be correct in assuming that this should not cause the increased boot time before U-Boot? At least not the huge jump from your mentioned 50 ms to the ~500 ms delay we are seeing currently?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Edit:&lt;/P&gt;&lt;P&gt;Also, on warm boot out of reset, we are getting about 50 ms delay from releasing reset to the start of U-Boot. As this sounds exactly the time you mentioned, I wanted to ask the following: are those 4 bullets (power on, boot decision, IVT/DCD, HAB) you mentioned executed on every boot, be it from reset or cold boot? If they are always executed on both boots, then the delay must indeed come before even the boot ROM code execution.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Arttu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Apr 2015 10:05:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441496#M67839</guid>
      <dc:creator>arttupulli</dc:creator>
      <dc:date>2015-04-24T10:05:13Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441497#M67840</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Arttu,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please look at my comments below.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;1.&lt;BR /&gt;&amp;gt; &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt; Would I be correct in assuming that this should not cause the increased boot time before U-Boot? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;Correct.&lt;BR /&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;2. &lt;BR /&gt; As for boot stages, more details are provided&amp;nbsp; below.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.1 ) power on - this is hardware option, dependent of power up (PMIC) sequence&amp;nbsp; ;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.2) boot decision - &lt;SPAN style="font-family: Arial; color: black;"&gt;ROM code decides where to boot from &lt;/SPAN&gt;;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: Verdana, sans-serif; font-size: 13px;"&gt;&amp;nbsp; 2.3) IVT /DCD processing &amp;amp;&amp;amp; 2.4) HAB checking - really this stage includes &lt;SPAN style="font-family: Arial; color: black;"&gt;ROM code &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; accesses external memory, authenticate, runs DCD, copy and jump to image. &lt;SPAN style="font-family: Arial; color: black;"&gt;Result will vary&amp;nbsp;&amp;nbsp; &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; according to boot image size.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;Regards,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: black; font-size: 13px; font-family: Arial;"&gt;Yuri.&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 05:00:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441497#M67840</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-04-27T05:00:36Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441498#M67841</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I measured how long our HW takes to stabilize after it is powered up, and at least the CPU POR pin was ready and oscillator stabilized in ~15 ms, so neither explains the extra 500 ms delay during cold boot. Image size etc. probably does not explain the delay either, since like I said, the difference is between booting from reset or power-on, and the image is probably handled identically in both cases, correct?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regarding the different boot stages, could you confirm which stages are present on cold boot and warm boot, respectively? The boot decision and the stages after that probably have to be always executed, but what about the "2.1) Power-on"? Is this stage handled differently during boots from power-on and reset? Or is there something else that is done differently on CPU side during cold&amp;amp;warm boots?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR,&lt;/P&gt;&lt;P&gt;Arttu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 07:30:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441498#M67841</guid>
      <dc:creator>arttupulli</dc:creator>
      <dc:date>2015-04-27T07:30:14Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441499#M67842</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; Power on is not present under warm boot.&lt;/P&gt;&lt;P&gt;If HAB verification is used - it may take a time, especially if this is provided in software. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 27 Apr 2015 11:11:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441499#M67842</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-04-27T11:11:15Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441500#M67843</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks. One more thing, could you kindly point me to some specification/manual/reference on the mentioned "power on" boot stage, so I could check that our PMIC is doing what the i.MX SoC is requiring. I didn't find such information from the i.MX6Q Reference Manual, it was mostly explaining the boot stages after that.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR,&lt;/P&gt;&lt;P&gt;Arttu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 28 Apr 2015 07:04:31 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441500#M67843</guid>
      <dc:creator>arttupulli</dc:creator>
      <dc:date>2015-04-28T07:04:31Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441501#M67844</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Arttu,&lt;/P&gt;&lt;P&gt;What the boot device here,the SD card, what's the image size, what's the boot configuation?&lt;/P&gt;&lt;P&gt;Usually, SD card itself need long time for cold initialization, &amp;gt;100ms, depends on the SD card type, thus BootROM has to wait for time for SD card's initialization's finishing.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;B.R&lt;/P&gt;&lt;P&gt;Jerry&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 May 2015 06:01:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441501#M67844</guid>
      <dc:creator>JerryFan</dc:creator>
      <dc:date>2015-05-05T06:01:41Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 cold boot delay</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441502#M67845</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Jerry,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;boot device is an on-board eMMC chip and boot mode is set to "internal boot" (BOOT_MODE[1:0] = 0b10). Image is about 200kB U-Boot .imx file. On a related note, we are getting over 20 MiB/s read speeds from the eMMC in U-Boot, so the chip itself should be working fine.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BR,&lt;/P&gt;&lt;P&gt;Arttu&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 05 May 2015 06:14:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-cold-boot-delay/m-p/441502#M67845</guid>
      <dc:creator>arttupulli</dc:creator>
      <dc:date>2015-05-05T06:14:40Z</dc:date>
    </item>
  </channel>
</rss>

