<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: 4 Channel 720P30 Video capture with single Soc</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432582#M65904</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Shabbir, you can reference to this document for your use case. It can be supported.&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-158531"&gt;Patch to support up to 4 cameras on iMX6DQ Linux BSP&lt;/A&gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 13 Aug 2015 07:09:55 GMT</pubDate>
    <dc:creator>qiang_li-mpu_se</dc:creator>
    <dc:date>2015-08-13T07:09:55Z</dc:date>
    <item>
      <title>4 Channel 720P30 Video capture with single Soc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432578#M65900</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;For one of the upcoming products, we are looking for right architecture to implement SVM (Surround view monitoring) system. There will be 4 cameras mounted on car's front, rear, left and right side and we want to design a host system which can capture 4 channel Bayer/YUV data (each 720P@30), stitch them together to create one 720P view to be displayed on dashboard. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you suggest Freescale SoC which is able to capture 4 simultaneous channel 720P@30 fps?&lt;/P&gt;&lt;P&gt;If I am not wrong, one i.mx6 can capture two 720P30 channels at max. What if I want to capture 4 channels (I am fine using either CSI/paralle/both interfaces to achieve this use case).&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If single SoC can't do that, what are the possible ways to achieve this use case?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Shabbir&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 05 Jun 2015 12:03:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432578#M65900</guid>
      <dc:creator>shabbirlimdiwal</dc:creator>
      <dc:date>2015-06-05T12:03:26Z</dc:date>
    </item>
    <item>
      <title>Re: 4 Channel 720P30 Video capture with single Soc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432579#M65901</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Shabbir&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;i.MX6DQ has 2 IPU, each has 2 CSI parallel intefaces.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="IPU.jpg"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/31319iBEBD717AD695C56A/image-size/large?v=v2&amp;amp;px=999" role="button" title="IPU.jpg" alt="IPU.jpg" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Below presentation gives brief description&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-100482"&gt;A Deep Dive into Image Processing for i.MX 6 Series Applications Processors&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Performance is given in &lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/ref_manual/IMX6DQRM.pdf?fasp=1&amp;amp;WT_TYPE=Reference%20Manuals&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf" rel="nofollow" target="_blank"&gt;IMX6DQRM&lt;/A&gt; 37.1.2.1.1 Camera Ports:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for parallel interface, the maximum speed of the interface is 240Mhz.&lt;/P&gt;&lt;P&gt;for MIPI for 4 data lanes configuration : 400MByte/sec&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So only 2 cameras 720P@30 fps can be connected to 2 parallel CSI intefaces.&lt;/P&gt;&lt;P&gt;For MIPI, one will have to design fpga and multiplex four streams in one stream&lt;/P&gt;&lt;P&gt;with 400MByte/sec /4 = 100MByte/sec bandwidth available per one camera.&lt;/P&gt;&lt;P&gt;So for example with camera YUV422/16 bit/pixel, 720P30~ 30Mpix/sec--&amp;gt;&lt;/P&gt;&lt;P&gt;60MB/sec seems this is possible&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 06 Jun 2015 01:16:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432579#M65901</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-06-06T01:16:50Z</dc:date>
    </item>
    <item>
      <title>Re: 4 Channel 720P30 Video capture with single Soc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432580#M65902</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I understood correctly, you mean to say that four independent 720P30 parallel cameras can be connected to two parallel ports of Camera sensor interface without any FPGA/custom glue interface. Can you confirm my understanding ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If yes, What I believe is two 16-bit parallel ports will be available as four 8-bit (BT656) parallel ports. Is that what you mean ? But I could not find four separate pixel clocks and pin out details for four 8 bit ports as VIN0[0] to VIN0[7] and so on till VIN3[0] to VIN3[7].&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please provide more information on how can I connect 4 8 bit parallel cameras (720P30) to the parallel interface of one i.mx6. I understood that for MIPI, we will need FPGA for 4:1 conversion of channels.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Shabbir&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 06 Jun 2015 06:43:45 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432580#M65902</guid>
      <dc:creator>shabbirlimdiwal</dc:creator>
      <dc:date>2015-06-06T06:43:45Z</dc:date>
    </item>
    <item>
      <title>Re: 4 Channel 720P30 Video capture with single Soc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432581#M65903</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Shabbir&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;sorry, I modified answer. For camera to CSI connections&lt;/P&gt;&lt;P&gt;one can look at iMX6 Sabre schematic&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6Q&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;iMX6_SABRE_SDB_DESIGNFILES&lt;/A&gt; &lt;IMG alt="" class="jive-image" src="http://www.freescale.com/files/graphic/SECURITYINFOIMAGE.gif" /&gt; : Design files, including hardware schematics&lt;/P&gt;&lt;P&gt;&lt;A href="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6Q&amp;amp;nodeId=018rH3ZrDRB24A&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab" title="http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=i.MX6Q&amp;amp;nodeId=018rH3ZrDRB24A&amp;amp;fpsp=1&amp;amp;tab=Design_Tools_Tab"&gt;i.MX6Q|i.MX 6Quad Processors|Quad Core|Freescale&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sat, 06 Jun 2015 13:39:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432581#M65903</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-06-06T13:39:03Z</dc:date>
    </item>
    <item>
      <title>Re: 4 Channel 720P30 Video capture with single Soc</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432582#M65904</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Shabbir, you can reference to this document for your use case. It can be supported.&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/docs/DOC-158531"&gt;Patch to support up to 4 cameras on iMX6DQ Linux BSP&lt;/A&gt; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 13 Aug 2015 07:09:55 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/4-Channel-720P30-Video-capture-with-single-Soc/m-p/432582#M65904</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2015-08-13T07:09:55Z</dc:date>
    </item>
  </channel>
</rss>

