<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: mx6dl TX/RX in UART DTE mode</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426714#M64683</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Please check if &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;DCEDTE bit in UFCR has been set (on register level).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Also, when configuring IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 as&lt;/P&gt;&lt;P&gt;UART1_TX_DATA (&lt;SPAN style="font-size: 13.3333330154419px;"&gt;ALT1 mode&lt;/SPAN&gt;) it is needed additionally to configure register&lt;/P&gt;&lt;P&gt;IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT for mode ALT1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 24 Apr 2015 05:38:33 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2015-04-24T05:38:33Z</dc:date>
    <item>
      <title>mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426711#M64680</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;When I set the MX6DL uart1 to DTE mode the TX becomes input, RX becomes output.&lt;/P&gt;&lt;P&gt;Do I have any software method to swap the TX/RX ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;my code definition are:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MX6DL_PAD_EIM_D19__UART1_CTS,&lt;/P&gt;&lt;P&gt;&amp;nbsp; MX6DL_PAD_EIM_D20__UART1_RTS,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MX6DL_PAD_EIM_D23__UART1_DCD,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MX6DL_PAD_EIM_D25__UART1_DSR,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MX6DL_PAD_EIM_D24__UART1_DTR,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; MX6DL_PAD_EIM_EB3__UART1_RI,&lt;/P&gt;&lt;P&gt;&amp;nbsp; MX6DL_PAD_SD3_DAT7__UART1_TXD,&lt;/P&gt;&lt;P&gt;&amp;nbsp; MX6DL_PAD_SD3_DAT6__UART1_RXD,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;and set the DCEDTE bit in UFCR for uart1 likes:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;static const struct imxuart_platform_data mx6q_uart1_data __initconst = {&lt;/P&gt;&lt;P&gt;&amp;nbsp; .flags&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; = IMXUART_USE_DCEDTE | IMXUART_HAVE_RTSCTS | IMXUART_SDMA, &lt;/P&gt;&lt;P&gt;&amp;nbsp; .dma_req_rx = MX6Q_DMA_REQ_UART1_RX,&lt;/P&gt;&lt;P&gt;&amp;nbsp; .dma_req_tx = MX6Q_DMA_REQ_UART1_TX,&lt;/P&gt;&lt;P&gt;};&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;imx6q_add_imx_uart(0, &amp;amp;mx6q_uart1_data);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;in this case, the SD_DAT7_UART1_TX becomes input, and RX becomes to output,&lt;/P&gt;&lt;P&gt;so I change that to:&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px;"&gt;&amp;nbsp; MX6DL_PAD_SD3_DAT7__UART1_RXD,&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px;"&gt;&amp;nbsp; MX6DL_PAD_SD3_DAT6__UART1_TXD,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;but it not works, the SD3_DAT7's direction still input.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Dose it have any software method to do that? I want let the SD3_DAT7's direction becomes output&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ChuYuan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 21 Apr 2015 04:57:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426711#M64680</guid>
      <dc:creator>chuyuanchiang</dc:creator>
      <dc:date>2015-04-21T04:57:13Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426712#M64681</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Please look at the following thread.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;“why is linux i.mx6&amp;nbsp; uart dcedte setup in imx_set_termios”&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&lt;A class="jive-link-thread-small" data-containerid="2004" data-containertype="14" data-objectid="350001" data-objecttype="1" href="https://community.freescale.com/thread/350001"&gt;https://community.freescale.com/thread/350001&lt;/A&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Looks like You need the use the termios to configure UART pins properly. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 22 Apr 2015 03:08:15 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426712#M64681</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-04-22T03:08:15Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426713#M64682</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;I am using kernel 3.0.35, it not have device tree, and I had already set the DCEDTE flag in my code (you can refer my first post),&lt;/P&gt;&lt;P&gt;my question is why the Rx is output even I set &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;&amp;nbsp; MX6DL_PAD_SD3_DAT6__UART1_RXD, that is not my expectation,&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;so how do I adjust it can let the SD3_DAT6 becomes input??&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ChuYua&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 23 Apr 2015 05:45:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426713#M64682</guid>
      <dc:creator>chuyuanchiang</dc:creator>
      <dc:date>2015-04-23T05:45:47Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426714#M64683</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Please check if &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 13px;"&gt;DCEDTE bit in UFCR has been set (on register level).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Also, when configuring IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7 as&lt;/P&gt;&lt;P&gt;UART1_TX_DATA (&lt;SPAN style="font-size: 13.3333330154419px;"&gt;ALT1 mode&lt;/SPAN&gt;) it is needed additionally to configure register&lt;/P&gt;&lt;P&gt;IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT for mode ALT1.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 24 Apr 2015 05:38:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426714#M64683</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-04-24T05:38:33Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426715#M64684</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;yes I did set that, in my case, I set the DCEDTE in UFCR and try to set the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; font-size: 12px; background-color: #f6f6f6;"&gt;IOMUXC_UART1_UART_RX_DATA_SELECT_INPUT as 10/11&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;SD3_DATA6_ALT1 — Selecting ALT1 mode of pad SD3_DAT6 for UART1_RX_DATA.&lt;/P&gt;&lt;P&gt;SD3_DATA7_ALT1 — Selecting ALT1 mode of pad SD3_DAT7 for UART1_TX_DATA.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;it should effect my SD3_DAT6 if I set the DATA SELECT INPUT to 11 or 10, &lt;/P&gt;&lt;P&gt;but It is not, the SD3_DAT6 always output, it looks the DATA SELECT INPUT dose not effect the SD3_DAT6 signal.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;is that correct? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;ChuYuan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 06 May 2015 09:27:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426715#M64684</guid>
      <dc:creator>chuyuanchiang</dc:creator>
      <dc:date>2015-05-06T09:27:47Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426716#M64685</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; Perhaps it makes sense - first - to check settings under bare metal configuration.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 May 2015 10:03:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426716#M64685</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-05-07T10:03:50Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426717#M64686</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;I don't understand what is the "bare metal configuration"? is that IOMUX?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I am using linux rootfs, so I just using stty -F /dev/ttymxc0 115200 crtscts to do that, and my UART1 is "DTE mode"&lt;/P&gt;&lt;P&gt;I don't understand why the rx is output and tx is input, so I want to swap them by using software method!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;my question is "dose the rx/tx can be swapped in DATA SELECT INPUT register?"&lt;/P&gt;&lt;P&gt;if it can, why it dose not work in my board? dose it have another settings on circuit or software IOMUX?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;ChuYuan&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 May 2015 14:56:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426717#M64686</guid>
      <dc:creator>chuyuanchiang</dc:creator>
      <dc:date>2015-05-07T14:56:33Z</dc:date>
    </item>
    <item>
      <title>Re: mx6dl TX/RX in UART DTE mode</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426718#M64687</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt; I mean stand-alone (OS-less) tests.&lt;/P&gt;&lt;P&gt;For example please try the Platform SDK.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://www.freescale.com/webapp/Download?colCode=i.MX6_PLATFORM_SDK&amp;amp;location=null&amp;amp;fsrch=1&amp;amp;sr=1&amp;amp;Parent_nodeId=from%20search&amp;amp;Parent_pageType=from%20search&amp;amp;Parent_nodeId=from%20search&amp;amp;Parent_pageType=from%20search&amp;amp;Parent_nodeId=1337699481071706174845&amp;amp;Parent_pageType=product" title="https://www.freescale.com/webapp/Download?colCode=i.MX6_PLATFORM_SDK&amp;amp;location=null&amp;amp;fsrch=1&amp;amp;sr=1&amp;amp;Parent_nodeId=from%20search&amp;amp;Parent_pageType=from%20search&amp;amp;Parent_nodeId=from%20search&amp;amp;Parent_pageType=from%20search&amp;amp;Parent_nodeId=1337699481071706174845&amp;amp;Parent_pageType=product"&gt;https://www.freescale.com/webapp/Download?colCode=i.MX6_PLATFORM_SDK&amp;amp;location=null&amp;amp;fsrch=1&amp;amp;sr=1&amp;amp;Parent_nodeId=from%20sea…&lt;/A&gt;&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Yuri.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 08 May 2015 04:29:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx6dl-TX-RX-in-UART-DTE-mode/m-p/426718#M64687</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-05-08T04:29:28Z</dc:date>
    </item>
  </channel>
</rss>

