<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: RMII on iMX6 SoloX</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425257#M64385</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You're right !&lt;/P&gt;&lt;P&gt;In fact, my main problem was using the wrong Git repo .... U-Boot fslc has not the same behavior than U-Boot imx.&lt;/P&gt;&lt;P&gt;The "imx" repos (U-Boot and Linux) have much more tweaks and driver support than fslc repos (fsl_otp, Fec2, ...) &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Speaking about Linux, do you know how to configure enet_clk_ref in DTS in order to make it generate 50MHz ?&lt;/P&gt;&lt;P&gt;And is it possible to configure GPR1 in dts ? (or I must implement a little hook ?)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 08 Oct 2015 07:44:27 GMT</pubDate>
    <dc:creator>mchaplet</dc:creator>
    <dc:date>2015-10-08T07:44:27Z</dc:date>
    <item>
      <title>RMII on iMX6 SoloX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425255#M64383</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I previously used RMII on a iMX6 Solo/DualLite with "GPIO16 ref clock loopback" feature. (Generating 50MHz from iMX for internal reference AND external Phy)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;It seems that this feature is quite different on SoloX and there is no explanation in Hardware Guide (Contrary to IMX6S/IMX6DL)&lt;/P&gt;&lt;P&gt;There is a 25MHz reference clock "ref_enetpll2" quite simple to configure and output through Pad Muxing.&lt;/P&gt;&lt;P&gt;But I don't see other references (50/100/125).&lt;/P&gt;&lt;P&gt;My Goal is to generate a 125MHz on signal ENET1_REF_CLK (output through pad ENET1_TX_CLK) &lt;/P&gt;&lt;P&gt;and a 50MHz on ENET2_REF_CLK (output through pad ENET2_TX_CLK)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm working on U-Boot 2015.07 and I already tried to activate 125MHz as done by mx6sxsabresd initialization without success.&lt;/P&gt;&lt;P&gt;I've tried also to implement it myself on ENET2 by :&lt;/P&gt;&lt;P&gt; * Setting ENET2_TX_CLK_DIR and ENET2_CLK_SEL bits to 0 in IOMUXC_GPR_GPR1 register&lt;/P&gt;&lt;P&gt; * Setting right Divider and starting PLL (reg CCM_ANALOG_PLL_ENET)&lt;/P&gt;&lt;P&gt; * Waiting for Lock -&amp;gt; Lock OK&lt;/P&gt;&lt;P&gt; * Disabling Bypass and enabling output (BM_ANADIG_PLL_ENET2_ENABLE = 1 and BM_ANADIG_PLL_ENET_BYPASS = 0)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All seems right but nothing on output.&lt;/P&gt;&lt;P&gt;Is it missing a PAD configuration ? (Like SION Mode in IMX6DL case)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What seems strange to me is that 25MHz is really easy to output through ENETx_RX_CLK muxing and is well working.&lt;/P&gt;&lt;P&gt;Why other "Enetpll" outputs are so difficult to configure in out ?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for any help,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Martin&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 30 Sep 2015 17:05:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425255#M64383</guid>
      <dc:creator>mchaplet</dc:creator>
      <dc:date>2015-09-30T17:05:24Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on iMX6 SoloX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425256#M64384</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Martin&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think one can reuse code from attached uboot mx6sxsabresd.c&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;&lt;/TD&gt;&lt;TD&gt;if (0 == fec_id)&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt; &lt;/TD&gt;&lt;TD&gt;/* Use 125M anatop loopback REF_CLK1 for ENET1, clear gpr1[13], gpr1[17]*/&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt; &lt;/TD&gt;&lt;TD&gt;clrsetbits_le32(&amp;amp;iomuxc_gpr_regs-&amp;gt;gpr[1], IOMUX_GPR1_FEC1_MASK, 0);&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;changing gpr1[17] to 1:&lt;/P&gt;&lt;P&gt;1 ENET1_TX_CLK output driver is enabled when configured for ALT1&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;also recommended to set pad settings for 125MHz output as:&lt;/P&gt;&lt;P&gt;SPEED=11, DSE=111&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 02 Oct 2015 02:08:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425256#M64384</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-10-02T02:08:19Z</dc:date>
    </item>
    <item>
      <title>Re: RMII on iMX6 SoloX</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425257#M64385</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You're right !&lt;/P&gt;&lt;P&gt;In fact, my main problem was using the wrong Git repo .... U-Boot fslc has not the same behavior than U-Boot imx.&lt;/P&gt;&lt;P&gt;The "imx" repos (U-Boot and Linux) have much more tweaks and driver support than fslc repos (fsl_otp, Fec2, ...) &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Speaking about Linux, do you know how to configure enet_clk_ref in DTS in order to make it generate 50MHz ?&lt;/P&gt;&lt;P&gt;And is it possible to configure GPR1 in dts ? (or I must implement a little hook ?)&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Oct 2015 07:44:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/RMII-on-iMX6-SoloX/m-p/425257#M64385</guid>
      <dc:creator>mchaplet</dc:creator>
      <dc:date>2015-10-08T07:44:27Z</dc:date>
    </item>
  </channel>
</rss>

