<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX28 Bootstrapping GPIOs in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414445#M62123</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The reason of such behaviour is that, by default (immediately after reset), this pin (as well as many other pins) is configured as GPIO input with 47kOhm on-chip pull-up enabled.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 16 Apr 2015 09:18:05 GMT</pubDate>
    <dc:creator>art</dc:creator>
    <dc:date>2015-04-16T09:18:05Z</dc:date>
    <item>
      <title>i.MX28 Bootstrapping GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414444#M62122</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;on a custom board I use the pin SSP0_DATA4__GPIO_2_4 as a reset pin for some external devices. For this purpose the bootloader (U-Boot) initializes this pin as output with level '0'.&lt;/P&gt;&lt;P&gt;Checking with a scope showed that the pin is pulled high right from the start for about 400 ms and the gets low as soon as U-Boot kicks in.&lt;/P&gt;&lt;P&gt;I know that this pin can belong to the SD card interface. But my board boots from SPI NOR.&lt;/P&gt;&lt;P&gt;Could it be that the boot ROM initializes any possible boot interfaces and then checks the bootstrapping pins which one it should actually use?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Christoph&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Apr 2015 07:55:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414444#M62122</guid>
      <dc:creator>ChristophG_Baum</dc:creator>
      <dc:date>2015-04-16T07:55:02Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX28 Bootstrapping GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414445#M62123</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The reason of such behaviour is that, by default (immediately after reset), this pin (as well as many other pins) is configured as GPIO input with 47kOhm on-chip pull-up enabled.&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Artur&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Apr 2015 09:18:05 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414445#M62123</guid>
      <dc:creator>art</dc:creator>
      <dc:date>2015-04-16T09:18:05Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX28 Bootstrapping GPIOs</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414446#M62124</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;But wouldn't this be represented by the appropriate bit in HW_PINCTRL_PULL2? The reference manual states that this register is all zero on reset.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 16 Apr 2015 09:38:46 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX28-Bootstrapping-GPIOs/m-p/414446#M62124</guid>
      <dc:creator>ChristophG_Baum</dc:creator>
      <dc:date>2015-04-16T09:38:46Z</dc:date>
    </item>
  </channel>
</rss>

