<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: important! some quetions about mipi apply to imx6dl. in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413358#M61908</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi guanliang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for csi2ipu muxing and setting correct mipi frequency&lt;/P&gt;&lt;P&gt;please look at document on below link&lt;/P&gt;&lt;P class="j-attachment-info clearfix"&gt; &lt;A _jive_internal="true" data-content-finding="Community" href="https://community.nxp.com/servlet/JiveServlet/download/328301-262515/Debug steps for customer MIPI sensor.docx"&gt;Debug steps for customer MIPI sensor.docx&lt;/A&gt;&lt;A _jive_internal="true" class="js-antivirus-info j-antivirus-info-icon" data-content-finding="Community" href="https://community.nxp.com/message/328301"&gt;&lt;SPAN class="jive-icon-glyph icon-info" title="Результат сканирования файла"&gt;&lt;/SPAN&gt;&lt;/A&gt; &lt;SPAN class="font-color-meta j-attach-meta"&gt;24.9 K&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/328301"&gt;Some Experience When Enable MIPI Camera&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 21 Oct 2015 01:30:02 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-10-21T01:30:02Z</dc:date>
    <item>
      <title>important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413357#M61907</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, all:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Now, I have some trouble.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;1&amp;gt; mipi-csi2 status is that, err1 = 0, err2 = 0, dphy_stat = 0x300 &amp;lt;-&amp;gt; 0x310. I think this is a correctly status.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;2&amp;gt; I not to set csi2ipu register and mux register.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;3&amp;gt; No interrupt to call function camera_call. It maybe the data flow is block. But i have no idea to debug it.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;4&amp;gt; Framework is:&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_0.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/23897i59F85EA7F1AC5AB5/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_0.png" alt="pastedImage_0.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;5&amp;gt; Follow is debug information.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l_open&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; device name is Mxc Camera&lt;/P&gt;&lt;P&gt;adv7282m 1-0021: adv7282m:ioctl_g_ifparm&lt;/P&gt;&lt;P&gt;adv7282m 1-0021: adv7282m:ioctl_g_fmt_cap&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; Returning size of 720x625&lt;/P&gt;&lt;P&gt;End of mxc_v4l_open: v2f pix widthxheight 288 x 352&lt;/P&gt;&lt;P&gt;End of mxc_v4l_open: crop_bounds widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;End of mxc_v4l_open: crop_defrect widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;End of mxc_v4l_open: crop_current widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;On Open: Input to ipu size is 720 x 625&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: CSI_SENS_CONF = 0x00000A02&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: CSI_ACT_FRM_SIZE = 0x027002CF&lt;/P&gt;&lt;P&gt;libphy: 2188000.ethernet:01 - Link is Up - 10/Full&lt;/P&gt;&lt;P&gt;adv7282m 1-0021: In adv7282m:ioctl_init&lt;/P&gt;&lt;P&gt;IPv6: ADDRCONF(NETDEV_CHANGE): eth0: link becomes ready&lt;/P&gt;&lt;P&gt;adv7282m 1-0021: adv7282m:ioctl_dev_init&lt;/P&gt;&lt;P&gt;Entering mipi_csi2_reset&lt;/P&gt;&lt;P&gt;Entering mipi_csi2_set_datatype&lt;/P&gt;&lt;P&gt;In free_run_mode&lt;/P&gt;&lt;P&gt;check dphy&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 error1 reg is 0&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 error2 reg is 0&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 dphy status is 210&lt;/P&gt;&lt;P&gt;check dphy&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 error1 reg is 0&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 error2 reg is 0&lt;/P&gt;&lt;P&gt;In pr_csi2_info - mipi csi2 dphy status is 300&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l_do_ioctl 80685600&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QUERYCAP&lt;/P&gt;&lt;P&gt;------------------&lt;/P&gt;&lt;P&gt;Step 1: execuIn MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;te VIDIOC_QUERYCAP &lt;/P&gt;&lt;P&gt;------------In MVC: mxc_v4l_do_ioctl c0cc5604&lt;/P&gt;&lt;P&gt;---------------------------------&amp;nbsp;&amp;nbsp; case VIDIOC_G_FMT&lt;/P&gt;&lt;P&gt;------&lt;/P&gt;&lt;P&gt;Driver name is mxc_v4l2&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l2_g_fmt type=1&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; type is V4L2_BUF_TYPE_VIDEO_CAPTURE&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_g_fmt: v2f pix widthxheight 288 x 352&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_g_fmt: crop_bounds widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_g_fmt: crop_defrect widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_g_fmt: crop_current widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;Current data format information:In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; width::288&lt;/P&gt;&lt;P&gt;&amp;nbsp; height:352&lt;/P&gt;&lt;P&gt;&amp;nbsp; pixeIn MVC: mxc_v4l_do_ioctl c0cc5605&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_S_FMT&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l2_s_fmt&lt;/P&gt;&lt;P&gt;lformat : 842093913&lt;/P&gt;&lt;P&gt;&amp;nbsp; V4L2_PIX_FM&amp;nbsp;&amp;nbsp; type=V4L2_BUF_TYPE_VIDEO_CAPTURE&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_s_fmt: v2f pix widthxheight 320 x 240&lt;/P&gt;&lt;P&gt;T_YUV422P : 1345466932&lt;/P&gt;&lt;P&gt;&amp;nbsp; V4L2_PIXEnd of mxc_v4l2_s_fmt: crop_bounds widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;End of mxc_v4l2_s_fmt: crop_defrect widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;_FMT_YUV420 : 842093913&lt;/P&gt;&lt;P&gt;--------End of mxc_v4l2_s_fmt: crop_current widthxheight 720 x 625&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l_do_ioctl c0145608&lt;/P&gt;&lt;P&gt;----------&lt;/P&gt;&lt;P&gt;Step 2: execute VIDIO&amp;nbsp;&amp;nbsp; case VIDIOC_REQBUFS&lt;/P&gt;&lt;P&gt;C_S_FMT&lt;/P&gt;&lt;P&gt;------------------------In MVC:mxc_streamoff&lt;/P&gt;&lt;P&gt;---------------------------&lt;/P&gt;&lt;P&gt;----MVC: In mxc_free_frame_buf&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_allocate_frame_buf - size=153600&lt;/P&gt;&lt;P&gt;--------------&lt;/P&gt;&lt;P&gt;Step 3: execute VIDIOC_REQBUFS&lt;/P&gt;&lt;P&gt;-----------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;---------------------------------In MVC: mxc_v4l_do_ioctl c0445609&lt;/P&gt;&lt;P&gt;-&lt;/P&gt;&lt;P&gt;------------------------------&amp;nbsp;&amp;nbsp; case VIDIOC_QUERYBUF&lt;/P&gt;&lt;P&gt;---------------------&lt;/P&gt;&lt;P&gt;Step 4: exIn MVC:mxc_v4l2_buffer_status&lt;/P&gt;&lt;P&gt;ecute VIDIOC_QUERYBUF&lt;/P&gt;&lt;P&gt;----------In MVC:mxc_mmap&lt;/P&gt;&lt;P&gt;---------------------------------&amp;nbsp;&amp;nbsp; pgoff=0x44a00, start=0x76f32000, end=0x76f58000&lt;/P&gt;&lt;P&gt;--------&lt;/P&gt;&lt;P&gt;In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;#### DEBUG: mmap: buffer[0] start address=0x76f32000&lt;/P&gt;&lt;P&gt;#### DEBUG:In MVC: mxc_v4l_do_ioctl c0445609&lt;/P&gt;&lt;P&gt; mmap: length=155648&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QUERYBUF&lt;/P&gt;&lt;P&gt;In MVC:mxc_v4l2_buffer_status&lt;/P&gt;&lt;P&gt;In MVC:mxc_mmap&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; pgoff=0x44a40, start=0x76f0c000, end=0x76f32000&lt;/P&gt;&lt;P&gt;#### DEBUG: mmap: buffer[1] startIn MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt; address=0x76f0c000&lt;/P&gt;&lt;P&gt;#### DEBUG: In MVC: mxc_v4l_do_ioctl c0445609&lt;/P&gt;&lt;P&gt;mmap: length=155648&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QUERYBUF&lt;/P&gt;&lt;P&gt;In MVC:mxc_v4l2_buffer_status&lt;/P&gt;&lt;P&gt;In MVC:mxc_mmap&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; pgoff=0x44a80, start=0x76ee6000, end=0x76f0c000&lt;/P&gt;&lt;P&gt;#### DEBUG: mmap: buffer[2] startIn MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt; address=0x76ee6000&lt;/P&gt;&lt;P&gt;#### DEBUG: In MVC: mxc_v4l_do_ioctl c0445609&lt;/P&gt;&lt;P&gt;mmap: length=155648&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QUERYBUF&lt;/P&gt;&lt;P&gt;In MVC:mxc_v4l2_buffer_status&lt;/P&gt;&lt;P&gt;In MVC:mxc_mmap&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; pgoff=0x44ac0, start=0x76ec0000, end=0x76ee6000&lt;/P&gt;&lt;P&gt;#### DEBUG: mmap: buffer[3] startIn MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l_do_ioctl c044560f&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QBUF&lt;/P&gt;&lt;P&gt; address=0x76ec0000&lt;/P&gt;&lt;P&gt;#### DEBUG: In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;mmap: length=155648&lt;/P&gt;&lt;P&gt;------------In MVC: mxc_v4l_do_ioctl c044560f&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QBUF&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;------&lt;/P&gt;&lt;P&gt;Step 5: execute VIDIOC_QBIn MVC: mxc_v4l_do_ioctl c044560f&lt;/P&gt;&lt;P&gt;UF&lt;/P&gt;&lt;P&gt;-----------------------------&amp;nbsp;&amp;nbsp; case VIDIOC_QBUF&lt;/P&gt;&lt;P&gt;----------------------&lt;/P&gt;&lt;P&gt;In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;In MVC: mxc_v4l_do_ioctl c044560f&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; case VIDIOC_QBUF&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;------------------&lt;/P&gt;&lt;P&gt;Step 6: execuIn MVC: mxc_v4l_do_ioctl 40045612&lt;/P&gt;&lt;P&gt;te VIDIOC_STREAMON&lt;/P&gt;&lt;P&gt;-------------&amp;nbsp;&amp;nbsp; case VIDIOC_STREAMON&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_streamon&lt;/P&gt;&lt;P&gt;-----&lt;/P&gt;&lt;P&gt;IPU:In prp_enc_enabling_tasks&lt;/P&gt;&lt;P&gt;In prp_enc_setup&lt;/P&gt;&lt;P&gt;YUV422P&lt;/P&gt;&lt;P&gt;In prp: prp_enc_setup&lt;/P&gt;&lt;P&gt;csi2 ipu id = 0&lt;/P&gt;&lt;P&gt;csi2 csi id = 1&lt;/P&gt;&lt;P&gt;csi2 vc = 1&lt;/P&gt;&lt;P&gt;csi2 datatype = 0x1e&lt;/P&gt;&lt;P&gt;cam ipu id = 0&lt;/P&gt;&lt;P&gt;cam csi id = 1&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: init channel = 19&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: ipu busfreq high requst.&lt;/P&gt;&lt;P&gt;ipu_csi_init: csi id = 1, CSI_SENS_CONF = 0x2000a02, csi_dest = 2&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_CONF = 0xA0000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_CONF = 0x0000002F&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_CHA_EN1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_CHA_EN2 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_CHA_PRI1 = 0x18800001&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_CHA_PRI2 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_BAND_EN1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IDMAC_BAND_EN2 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_CHA_DB_MODE_SEL0 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_CHA_DB_MODE_SEL1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_CHA_TRB_MODE_SEL0 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_CHA_TRB_MODE_SEL1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: DMFC_WR_CHAN = 0x00000090&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: DMFC_WR_CHAN_DEF = 0x202020F6&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: DMFC_DP_CHAN = 0x00009694&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: DMFC_DP_CHAN_DEF = 0x2020F6F6&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: DMFC_IC_CTRL = 0x00000002&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_FS_PROC_FLOW1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_FS_PROC_FLOW2 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_FS_PROC_FLOW3 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_FS_DISP_FLOW1 = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_VDIC_VDI_FSIZE = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_VDIC_VDI_C = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: IPU_IC_CONF = 0x00000000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: initializing idma ch 20 @ c0900500&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: ch 20 word 0 - 00000000 0CA80000 0004BF00 E0000000 0003BC27&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: ch 20 word 1 - 08960000 0112C000 2023C000 00006BC0 000000D7&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: PFS 0x1, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: BPP 0x0, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: NPB 0xf&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: FW 319, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: FH 239, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: EBA0 0x44b00000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: EBA1 0x44b00000&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Stride 431&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: scan_order 0&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: uv_stride 215&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: u_offset 0x19500&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: v_offset 0x25f80&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Width0 0+1, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Width1 0+1, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Width2 0+1, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Width3 0+1, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Offset0 23, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Offset1 6, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Offset2 0, &lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: Offset3 0&lt;/P&gt;&lt;P&gt;eba 44a00000&lt;/P&gt;&lt;P&gt;eba 44a40000&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; ###################################### case VIDIOC_STREAMON&lt;/P&gt;&lt;P&gt;In MVC:mxc_poll&lt;/P&gt;&lt;P&gt;---------------------------------In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;------------------&lt;/P&gt;&lt;P&gt;Step 7: execuIn MVC: mxc_v4l_do_ioctl c0445611&lt;/P&gt;&lt;P&gt;te read_frame&lt;/P&gt;&lt;P&gt;------------------&amp;nbsp;&amp;nbsp; case VIDIOC_DQBUF&lt;/P&gt;&lt;P&gt;---------------------------------enc_counter = 0x0&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;#### Entering Function: read_frame...&lt;/P&gt;&lt;P&gt;---------------------------------------------------&lt;/P&gt;&lt;P&gt;Step 8: execute VIDIOC_DQBUF&lt;/P&gt;&lt;P&gt;---------------------------------------------------&lt;/P&gt;&lt;P&gt;###### buf = []&lt;/P&gt;&lt;P&gt;###### buf.offset = 0x998c, length=39460&lt;/P&gt;&lt;P&gt;###### buf.flags = 0In MVC:mxc_v4l_ioctl&lt;/P&gt;&lt;P&gt;x2baa4, bytesused=51&lt;/P&gt;&lt;P&gt;-----------In MVC: mxc_v4l_do_ioctl c044560f&lt;/P&gt;&lt;P&gt;---------------------------------&amp;nbsp;&amp;nbsp; case VIDIOC_QBUF&lt;/P&gt;&lt;P&gt;-------&lt;/P&gt;&lt;P&gt;Step 9: execute write fiERROR: v4l2 capture: VIDIOC_QBUF: buffer already queued&lt;/P&gt;&lt;P&gt;le&lt;/P&gt;&lt;P&gt;-----------------------------In MVC:mxc_v4l_close&lt;/P&gt;&lt;P&gt;----------------------&lt;/P&gt;&lt;P&gt;##### bufIn MVC:mxc_streamoff&lt;/P&gt;&lt;P&gt;.index = 1&lt;/P&gt;&lt;P&gt;##### buffers[buf.index].start =0x76f0c000,&amp;nbsp; buffers[buf.index].length=155648.&lt;/P&gt;&lt;P&gt;---------------------------------------------------&lt;/P&gt;&lt;P&gt;Step 10: execute VIDIOC_QBUF&lt;/P&gt;&lt;P&gt;---------------------------------------------------&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: CSI stop timeout - 5 * 10ms&lt;/P&gt;&lt;P&gt;imx-ipuv3 2400000.ipu: ipu busfreq high release.&lt;/P&gt;&lt;P&gt;In MVC:mxc_free_frames&lt;/P&gt;&lt;P&gt;mxc_v4l_close: release resource&lt;/P&gt;&lt;P&gt;MVC: In mxc_free_frame_buf&lt;/P&gt;&lt;P&gt;In MVC:mxc_free_frames&lt;/P&gt;&lt;P&gt;#### Leave Function: read_frame...\nCamera Done.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Oct 2015 11:30:56 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413357#M61907</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-20T11:30:56Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413358#M61908</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi guanliang&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;for csi2ipu muxing and setting correct mipi frequency&lt;/P&gt;&lt;P&gt;please look at document on below link&lt;/P&gt;&lt;P class="j-attachment-info clearfix"&gt; &lt;A _jive_internal="true" data-content-finding="Community" href="https://community.nxp.com/servlet/JiveServlet/download/328301-262515/Debug steps for customer MIPI sensor.docx"&gt;Debug steps for customer MIPI sensor.docx&lt;/A&gt;&lt;A _jive_internal="true" class="js-antivirus-info j-antivirus-info-icon" data-content-finding="Community" href="https://community.nxp.com/message/328301"&gt;&lt;SPAN class="jive-icon-glyph icon-info" title="Результат сканирования файла"&gt;&lt;/SPAN&gt;&lt;/A&gt; &lt;SPAN class="font-color-meta j-attach-meta"&gt;24.9 K&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/message/328301"&gt;Some Experience When Enable MIPI Camera&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Oct 2015 01:30:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413358#M61908</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-10-21T01:30:02Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413359#M61909</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;igor:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Thanks.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;1&amp;gt; I think &lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;mipi-csi2 controller working correctly, and csi2ipu gasket not to setting, it will not block the data flow. At most , data format error.&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;2&amp;gt; You provide the document, I have a reference. But still no idea.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #51626f; font-family: arial, helvetica, 'helvetica neue', verdana, sans-serif;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; &amp;lt;3&amp;gt; The error of "enc-&amp;gt;counter = 0", can you give me some method to solve.&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 21 Oct 2015 03:40:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413359#M61909</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-21T03:40:04Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413360#M61910</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;For the MIPI virtual channel !=0 setting, you need reference to this sample code &lt;A href="https://community.nxp.com/docs/DOC-102233"&gt;Sample code for iMX6 SabreSD to use MIPI CSI camera with virtual channel 3&lt;/A&gt; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;And for MIPI interface TVin chip, in your driver, ioctl_g_ifparm(), it should be as followed:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;static int ioctl_g_ifparm(struct v4l2_int_device *s, struct v4l2_ifparm *p)&lt;BR /&gt;{&lt;BR /&gt;......&lt;/P&gt;&lt;P&gt; /* Initialize structure to 0s then set any non-0 values. */&lt;BR /&gt; memset(p, 0, sizeof(*p));&lt;BR /&gt; p-&amp;gt;if_type = V4L2_IF_TYPE_BT656; /* This is the only possibility. */&lt;BR /&gt; p-&amp;gt;u.bt656.mode = V4L2_IF_TYPE_BT656_MODE_NOBT_8BIT;&lt;BR /&gt;&lt;STRONG&gt; p-&amp;gt;u.bt656.clock_curr=1;&lt;/STRONG&gt;&lt;BR /&gt; p-&amp;gt;u.bt656.bt_sync_correct = 1;&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;static int adv7282m_probe(struct i2c_client *client,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; const struct i2c_device_id *id)&lt;/P&gt;&lt;P&gt;{&lt;/P&gt;&lt;P&gt;......&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt; adv7282m_data.sen.pix.priv = 0;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;......&lt;/P&gt;&lt;P&gt;}&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Oct 2015 07:54:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413360#M61910</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2015-10-28T07:54:44Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413361#M61911</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Qiang Li:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; In ours chip, output format is yuv422. so we don't need to care bt656 related setting.&amp;nbsp; And I dump part of IPU register. in follow:&lt;/P&gt;&lt;TABLE&gt;&lt;TBODY&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CONF =&lt;/TD&gt;&lt;TD&gt;0x10000660&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_CONF =&lt;/TD&gt;&lt;TD&gt;0x0000002F&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_CHA_EN1 =&lt;/TD&gt;&lt;TD&gt;0x00800000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_CHA_EN2 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_CHA_PRI1 =&lt;/TD&gt;&lt;TD&gt;0x18800001&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_CHA_PRI2 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_BAND_EN1 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IDMAC_BAND_EN2 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CHA_DB_MODE_SEL0 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CHA_DB_MODE_SEL1 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CHA_TRB_MODE_SEL0 =&lt;/TD&gt;&lt;TD&gt;0x00800000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CHA_TRB_MODE_SEL1 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: DMFC_WR_CHAN =&lt;/TD&gt;&lt;TD&gt;0x00000090&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: DMFC_WR_CHAN_DEF =&lt;/TD&gt;&lt;TD&gt;0x202020F6&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: DMFC_DP_CHAN =&lt;/TD&gt;&lt;TD&gt;0x0000968A&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: DMFC_DP_CHAN_DEF =&lt;/TD&gt;&lt;TD&gt;0x2020F6F6&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: DMFC_IC_CTRL =&lt;/TD&gt;&lt;TD&gt;0x00000002&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_FS_PROC_FLOW1 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_FS_PROC_FLOW2 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_FS_PROC_FLOW3 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_FS_DISP_FLOW1 =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_VDIC_VDI_FSIZE =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_VDIC_VDI_C =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_IC_CONF =&lt;/TD&gt;&lt;TD&gt;0x00000000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_CONF =&lt;/TD&gt;&lt;TD&gt;0x10000660&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_INT_CTRL_1 =&lt;/TD&gt;&lt;TD&gt;0x80100000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: IPU_INT_STAT_1 =&lt;/TD&gt;&lt;TD&gt;0x00800000&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI0_SENS_CONF =&lt;/TD&gt;&lt;TD&gt;0xE88551AC&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI0_SENS_FRM_SIZE =&lt;/TD&gt;&lt;TD&gt;0x68AAB81F&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI0_ACT_FRM_SIZE =&lt;/TD&gt;&lt;TD&gt;0x31491660&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI0_MIPI_DI =&lt;/TD&gt;&lt;TD&gt;0xC8385955&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI1_SENS_CONF =&lt;/TD&gt;&lt;TD&gt;0x4950C063&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI1_SENS_FRM_SIZE =&lt;/TD&gt;&lt;TD&gt;0x0984375F&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI1_ACT_FRM_SIZE =&lt;/TD&gt;&lt;TD&gt;0xF8112AD6&lt;/TD&gt;&lt;/TR&gt;&lt;TR&gt;&lt;TD&gt;imx-ipuv3 2800000.ipu: CSI1_MIPI_DI =&lt;/TD&gt;&lt;TD&gt;0x7C80482A&lt;/TD&gt;&lt;/TR&gt;&lt;/TBODY&gt;&lt;/TABLE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Oct 2015 08:11:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413361#M61911</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-28T08:11:18Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413362#M61912</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Qiang Li:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; According the register value, we know data flow is CSI0-&amp;gt;IC-&amp;gt;IDMAC-&amp;gt;BMEM. Because channel 20 be selected. But channel 20 can't trigger interrupt to get data. In a other word, it can't call function camera_callback to handle data. Have you ever meeting? Could you give me a debug direction? Thanks.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 28 Oct 2015 11:34:10 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413362#M61912</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-28T11:34:10Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413363#M61913</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The CSI_xxx registers are totally wrong from your dumpped information, I think you'd better use the mxc_v4l2_tvin.c test application to test the function of CSI-&amp;gt;MEM capture first.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2015 01:33:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413363#M61913</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2015-10-29T01:33:19Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413364#M61914</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Qiang Li:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; In the normally capture mode, what is the right data flow in the IPU. What is the correctly dump information. And where can i download mxc_v4l2_tvin.c. &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2015 02:21:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413364#M61914</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-29T02:21:03Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413365#M61915</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;You can use my mxc_v4l2_tvin_isl79985.tar.gz. IPU capture the CSI video data to memory buffer directly, then draw it to frame buffer for preview.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2015 03:06:04 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413365#M61915</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2015-10-29T03:06:04Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413366#M61916</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Qiang Li:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; We haven't any monitor in ours system. So the preview mode is doesn't working.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2015 03:37:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413366#M61916</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-29T03:37:16Z</dc:date>
    </item>
    <item>
      <title>Re: important! some quetions about mipi apply to imx6dl.</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413367#M61917</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, Qiang Li:&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; In ours debug process, we always meeting so much register haven't detail information in the RM. How can i to solve this problem.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 29 Oct 2015 05:08:14 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/important-some-quetions-about-mipi-apply-to-imx6dl/m-p/413367#M61917</guid>
      <dc:creator>guanliangding</dc:creator>
      <dc:date>2015-10-29T05:08:14Z</dc:date>
    </item>
  </channel>
</rss>

