<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX6Solo memory configuration</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6Solo-memory-configuration/m-p/401462#M59309</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;If I wnat use one CS (chip select) to implement 1GByte and 2GByte in the same PCB layout with i.MX6Solo design,&lt;/P&gt;&lt;P&gt;what type of memory chip can be supported on i.MX6Solo ?&lt;/P&gt;&lt;P&gt;Thank you for your help!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 27 Aug 2015 02:10:47 GMT</pubDate>
    <dc:creator>shichinhuang</dc:creator>
    <dc:date>2015-08-27T02:10:47Z</dc:date>
    <item>
      <title>i.MX6Solo memory configuration</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6Solo-memory-configuration/m-p/401462#M59309</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;If I wnat use one CS (chip select) to implement 1GByte and 2GByte in the same PCB layout with i.MX6Solo design,&lt;/P&gt;&lt;P&gt;what type of memory chip can be supported on i.MX6Solo ?&lt;/P&gt;&lt;P&gt;Thank you for your help!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 27 Aug 2015 02:10:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6Solo-memory-configuration/m-p/401462#M59309</guid>
      <dc:creator>shichinhuang</dc:creator>
      <dc:date>2015-08-27T02:10:47Z</dc:date>
    </item>
  </channel>
</rss>

