<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic imx6 mipi csi2 question in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397113#M58275</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What does this sequence in &lt;SPAN style="font-family: 'courier new', courier;"&gt;mxc_mipi_csi2.c: mipi_csi2_reset()&lt;/SPAN&gt; do?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="color: #000000; font-family: 'courier new', courier;"&gt;mipi_csi2_write(info, 0x00000001, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000002, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00010044, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000014, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000002, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="color: #000000; font-family: 'courier new', courier;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px;"&gt;&lt;/P&gt;&lt;P&gt;According to the TRM sections 40.6.13 and 40.6.14, these registers are for moving test data in and out of the bus. But in this post&lt;A href="https://community.nxp.com/thread/334934"&gt;Getting an 'err_id_vc0' error on iMX6 MIPI-CSI&lt;/A&gt; it seems to have something to do with clock settings?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks, Ed&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Sun, 03 May 2015 19:18:09 GMT</pubDate>
    <dc:creator>ed_nash</dc:creator>
    <dc:date>2015-05-03T19:18:09Z</dc:date>
    <item>
      <title>imx6 mipi csi2 question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397113#M58275</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What does this sequence in &lt;SPAN style="font-family: 'courier new', courier;"&gt;mxc_mipi_csi2.c: mipi_csi2_reset()&lt;/SPAN&gt; do?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="color: #000000; font-family: 'courier new', courier;"&gt;mipi_csi2_write(info, 0x00000001, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000002, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00010044, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000014, MIPI_CSI2_PHY_TST_CTRL1);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="font-family: 'courier new', courier; color: #000000;"&gt;mipi_csi2_write(info, 0x00000002, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px; padding-left: 30px;"&gt;&lt;SPAN style="color: #000000; font-family: 'courier new', courier;"&gt;mipi_csi2_write(info, 0x00000000, MIPI_CSI2_PHY_TST_CTRL0);&lt;/SPAN&gt;&lt;/P&gt;&lt;P style="font-size: 13.3333330154419px;"&gt;&lt;/P&gt;&lt;P&gt;According to the TRM sections 40.6.13 and 40.6.14, these registers are for moving test data in and out of the bus. But in this post&lt;A href="https://community.nxp.com/thread/334934"&gt;Getting an 'err_id_vc0' error on iMX6 MIPI-CSI&lt;/A&gt; it seems to have something to do with clock settings?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks, Ed&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Sun, 03 May 2015 19:18:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397113#M58275</guid>
      <dc:creator>ed_nash</dc:creator>
      <dc:date>2015-05-03T19:18:09Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 mipi csi2 question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397114#M58276</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; The stage of D-PHY initialization includes an access the D-PHY programming interface &lt;BR /&gt;&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;to initialize and program the D-PHY according to the selected operating mode of the D-PHY. &lt;BR /&gt;&lt;/SPAN&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;This is D-PHY dependent, and this programming should be carried out according to the DPHY &lt;BR /&gt;databook. Sorry, there is no detailed information about programming internal MIPI CSI-2 &lt;/SPAN&gt;&lt;/P&gt;&lt;P style="padding: 0 0 24.0pt 0;"&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;DPHY registers, that may be done via the MIPI_CSI_PHY_TST_CTRL0/1 registers.&lt;BR /&gt;Some descriptions may be found regarding corresponding test registers of MIPI DSI DPHY. &lt;BR /&gt;Please take a look at section 41.5.1 (DSI and D-PHY initialization sequence)&amp;nbsp; &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;of the i.MX6 DQ RM. &lt;BR /&gt;An example also may be found in&amp;nbsp; C-function "mipi_csi2_controller_program" &lt;/SPAN&gt; &lt;SPAN style="font-size: 12.0pt; font-family: 'Verdana','sans-serif';"&gt;from the Platform&lt;BR /&gt;SDK.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 04 May 2015 05:12:19 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397114#M58276</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2015-05-04T05:12:19Z</dc:date>
    </item>
    <item>
      <title>Re: imx6 mipi csi2 question</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397115#M58277</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Thanks for the insight. Is the information available under NDA - assuming it exists?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 07 May 2015 02:36:57 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/imx6-mipi-csi2-question/m-p/397115#M58277</guid>
      <dc:creator>ed_nash</dc:creator>
      <dc:date>2015-05-07T02:36:57Z</dc:date>
    </item>
  </channel>
</rss>

