<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: i.mx28 memory autosizing ?</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389157#M56574</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;one can set START=0 in HW_DRAM_CTL16.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 08 Jan 2015 01:47:27 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-01-08T01:47:27Z</dc:date>
    <item>
      <title>i.mx28 memory autosizing ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389154#M56571</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What is the procedure for DRAM auto-sizing ? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We want to have a single bootstream that supports 64MB, 128MB, 256MB.&lt;/P&gt;&lt;P&gt;So we need to have different settings for DRAM_REG[29] ....&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can I just change DRAM_REG[29] on the fly ?? &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So I set it for 256MB ... look for pattern wraparound at 64MB and 128MB and&lt;/P&gt;&lt;P&gt;then set DRAM_REG[29] to 64MB setting or 128MB settings or leave it at 256MB&lt;/P&gt;&lt;P&gt;depending on wraparound results ....&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Or do I have to do something to shutdown and restart the DRAM controller in order to&lt;/P&gt;&lt;P&gt;change DRAM_REG[29] ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 06 Jan 2015 16:28:06 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389154#M56571</guid>
      <dc:creator>SJA</dc:creator>
      <dc:date>2015-01-06T16:28:06Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx28 memory autosizing ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389155#M56572</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Stuart&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;correct procedure would be restart the DRAM controller&lt;/P&gt;&lt;P&gt;using small subroutine running in iRAM.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 07 Jan 2015 00:45:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389155#M56572</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-01-07T00:45:11Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx28 memory autosizing ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389156#M56573</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;What do I need to do to stop the DRAM controller before going through the startup sequence again ???&lt;/P&gt;&lt;PRE&gt;Here is what we do to startup the DRAM:

&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Init_mddr_200MHz();

&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; value = HW_DRAM_CTL17_RD();
&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; value &amp;amp;= ~BM_DRAM_CTL17_SREFRESH;
&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; HW_DRAM_CTL17_WR(value);

&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; value = HW_DRAM_CTL16_RD();
&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; value |= BM_DRAM_CTL16_START;
&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; HW_DRAM_CTL16_WR(value);

&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; //Wait for DDR ready
&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; while(!(HW_DRAM_CTL58_RD()&amp;amp;0x100000));

&lt;/PRE&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 07 Jan 2015 16:24:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389156#M56573</guid>
      <dc:creator>SJA</dc:creator>
      <dc:date>2015-01-07T16:24:37Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx28 memory autosizing ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389157#M56574</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;one can set START=0 in HW_DRAM_CTL16.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 08 Jan 2015 01:47:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389157#M56574</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-01-08T01:47:27Z</dc:date>
    </item>
    <item>
      <title>Re: i.mx28 memory autosizing ?</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389158#M56575</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Stuart!&lt;/P&gt;&lt;P&gt;Did you achieve your goal?&lt;/P&gt;&lt;P&gt;I am in the same situation as you, as we are upgrading various memory sizes (128MB=default, 256M, 512M and 1GB as options) in our iMX28 based boards.&lt;/P&gt;&lt;P&gt;Some memories need to have one CS but different memory layout, some other will have more than one CS and different row and columns, ...&lt;/P&gt;&lt;P&gt;Did you find a suitable solution to cover a wide spread range of memory sizes in bootlets?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 08 Jul 2015 11:28:22 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-mx28-memory-autosizing/m-p/389158#M56575</guid>
      <dc:creator>gianlucarenzi71</dc:creator>
      <dc:date>2015-07-08T11:28:22Z</dc:date>
    </item>
  </channel>
</rss>

