<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: Data throughput in i.MX6Q</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380801#M54923</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Norbert&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;some real data GbE performance is given on link below&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-wiki-small" data-containerid="2975" data-containertype="2020" data-objectid="98322" data-objecttype="102" href="https://community.freescale.com/docs/DOC-98322"&gt;https://community.freescale.com/docs/DOC-98322&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Seems only test on real hardware may answer your question since&lt;/P&gt;&lt;P&gt;i.MX6 architecture is quite complex for any theoretical predictions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 26 Aug 2014 09:17:58 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2014-08-26T09:17:58Z</dc:date>
    <item>
      <title>Data throughput in i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380800#M54922</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In ERR004512 (ENET: 1 Gb Ethernet MAC (ENET) system limitation) I read about a problem with the Gigabit Ethernet interface.&lt;/P&gt;&lt;P&gt;Now I am not sure if the i.MX6 is suitable for my application:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-The i.MX6Q receives a datastram over Gigabit Ethernet. 1000 Byte each 40µs (200MBit/s) from a FPGA, just raw ethernet.&lt;/P&gt;&lt;P&gt;-This stream is transfered into DDR3-RAM to be buffered for some seconds (if possible by DMA).&lt;/P&gt;&lt;P&gt;-Task1 loads the stream from DDR3-RAM (if possible by DMA) to analyze the data (in worst case the full 200MBit/s).&lt;/P&gt;&lt;P&gt;-Task2 loads the stream from DDR3-RAM (if possible by DMA) to analyze the data (in worst case the full 200MBit/s).&lt;/P&gt;&lt;P&gt;-Task3 transfers the results from Task1 and Task2 into DDR3-RAM (in worst case the full 200MBit/s), where the data is buffered.&lt;/P&gt;&lt;P&gt;-Each 40µs 1000Byte from DDR3-RAM must be sent from Gigabit Ethernet to the FPGA.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="i.MX6Q_DataTransfer.gif"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/45657iFE9AEF6CE090391C/image-size/large?v=v2&amp;amp;px=999" role="button" title="i.MX6Q_DataTransfer.gif" alt="i.MX6Q_DataTransfer.gif" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;This means, Gigabit Ethernet has to transfer 200MBit/s Full Duplex.&lt;/P&gt;&lt;P&gt;So 200MBit/s RX + 200MBit/s TX = 400MBit/s, what is almost the limit of the Errata.&lt;/P&gt;&lt;P&gt;Will the i.MX6 GbE be able to to transfer this highspeed data stream?&lt;/P&gt;&lt;P&gt;Where can I get more information about the GbE's limitations? Where does the bottleneck result from?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As you can see, the data must be transferred many times from and to DDR3-RAM.&lt;/P&gt;&lt;P&gt;Will the i.MX6 be able to do this? Would these transfers have negative effects to the GbE?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I will use a RTOS on the i.MX6Q.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Norbert&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Aug 2014 07:26:36 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380800#M54922</guid>
      <dc:creator>norbertr</dc:creator>
      <dc:date>2014-08-26T07:26:36Z</dc:date>
    </item>
    <item>
      <title>Re: Data throughput in i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380801#M54923</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Norbert&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;some real data GbE performance is given on link below&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-wiki-small" data-containerid="2975" data-containertype="2020" data-objectid="98322" data-objecttype="102" href="https://community.freescale.com/docs/DOC-98322"&gt;https://community.freescale.com/docs/DOC-98322&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Seems only test on real hardware may answer your question since&lt;/P&gt;&lt;P&gt;i.MX6 architecture is quite complex for any theoretical predictions.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Aug 2014 09:17:58 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380801#M54923</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-08-26T09:17:58Z</dc:date>
    </item>
    <item>
      <title>Re: Data throughput in i.MX6Q</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380802#M54924</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi , &lt;BR /&gt;i have IMX6-quad and i want to chose the best compatible RTOS for it ?&lt;BR /&gt;can you kindly help me ?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 14 Jul 2015 09:13:41 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Data-throughput-in-i-MX6Q/m-p/380802#M54924</guid>
      <dc:creator>abdelrahmanzaye</dc:creator>
      <dc:date>2015-07-14T09:13:41Z</dc:date>
    </item>
  </channel>
</rss>

