<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX6Q and Nand flash interface</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-and-Nand-flash-interface/m-p/375691#M53875</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jk&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes manual is correct: max spare area per page is 512 bytes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 17 Sep 2014 23:51:01 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2014-09-17T23:51:01Z</dc:date>
    <item>
      <title>IMX6Q and Nand flash interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-and-Nand-flash-interface/m-p/375690#M53874</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi,&lt;/P&gt;&lt;P&gt;I have a question regarding a NAND flash device with spare area greater than 512bytes.&lt;/P&gt;&lt;P&gt;I have noted the IMX6 reference manual, it says that the spare area per page is 512 bytes. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So IMX6Q does not support NAND with spare area greater than 512 bytes? Kindly confirm.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;regards&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Sep 2014 13:19:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-and-Nand-flash-interface/m-p/375690#M53874</guid>
      <dc:creator>jk1z</dc:creator>
      <dc:date>2014-09-17T13:19:23Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6Q and Nand flash interface</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-and-Nand-flash-interface/m-p/375691#M53875</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi jk&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes manual is correct: max spare area per page is 512 bytes.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 17 Sep 2014 23:51:01 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6Q-and-Nand-flash-interface/m-p/375691#M53875</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-09-17T23:51:01Z</dc:date>
    </item>
  </channel>
</rss>

