topic Re: i.MX6SDL dual camera imput. in i.MX Processors

i.MX6SDL dual camera imput.

takashitakahash — Tue, 04 Nov 2014 05:31:00 GMT

I think i.MX6SDL is available in VGA size dual-camera input.

Is The below bit rate calculation correct ?

CSI_0 and 1 use dual camera imput and format is BT656 in VGA size@30fps .

640*480*30fps*8bit*2camera=147.4Mpix/sec.

Re: i.MX6SDL dual camera imput.

igorpadykov — Tue, 04 Nov 2014 06:10:30 GMT

Hi Takashi

yes this will be supported

correct will be 640*480 pix*30fps*2camera=18.432Mpix/sec.

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

Re: i.MX6SDL dual camera imput.

takashitakahash — Thu, 06 Nov 2014 06:43:50 GMT

Hi Igor,

Thank you for your support.

I have 3 additional questions.

1, Description of IMX6SDL RM of Table 38-29.

IPU's capture flows 『Capturing interlaced input and
storing it in the memory (via VDIC) while performing video de-interlacing in
the VDIC.』 in 『Interlaced input coming from one of the CSIs is sent to the memory without processing via channel #13.

Below in my understanding is correct?

Table 38-9 listed IDMAC DMA channels list, IDMAC_CH_13 at the VDIC Source and Destination are Fmem.

However, correct in understanding that the real CH_13 at the CSI Source, Destination Fmem, en route via the VDIC, so Source listed the VDIC?

And Using a CH_13, CSI → VDIC transfer, without the IDMAC of another channel?.

2, In the VDIC, without any De-interlacing On the Fly,

That is correct understanding?

When capturing simultaneously CSI1, both CSI0 and CSI1 using IDMAC CH_13 into the via the VDIC Fmem.

And VDIC is de-interlacing at once only of 1 ch, even if can be relay to the above CSI → Fmem and will be 2ch at the same time?

3, When capturing BT.656 from CSI1, CSI0 2-channel sametime, route and IDMAC channel in the below mentioned correct?

CSI0 or 1 →VDIC (IDMAC_CH_13, De-interlacing in the On thefly),
VDIC → Fmem (IDMAC_CH_5)
CSI1 or 0 →
VDIC via → Fmem (IDMAC_CH_13), Fmem → VDIC (CH_8),
VDIC → Fmem (CH_5)

In it correct?

Re: i.MX6SDL dual camera imput.

igorpadykov — Thu, 06 Nov 2014 08:33:56 GMT

Hi Takashi

for new subject please create new Community thread.

Best regards

igor