<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Issue about DDR settings on Boot Config in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Issue-about-DDR-settings-on-Boot-Config/m-p/360605#M50685</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi tony&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;"&lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt;"&gt;4KB Interleaving " mode is applicable only for LPDDR2 2-channels mode:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;one channel for even 4K, other for odd 4K addresses.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 05 Mar 2015 12:17:40 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-03-05T12:17:40Z</dc:date>
    <item>
      <title>Issue about DDR settings on Boot Config</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Issue-about-DDR-settings-on-Boot-Config/m-p/360604#M50684</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi，all&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Our customize board is i.MX6DL,we use 4 pics of 16bit DDR3, so should we set the BOOT_CFG3[5:4]=10, which means&lt;/P&gt;&lt;P&gt;DDR Memory Map &lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;default config is "&lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;4KB Interleaving &lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;Enabled"? &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt; line-height: 1.5em;"&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; But I found, after we set &lt;SPAN style="font-size: 13.0434789657593px;"&gt;DDR Memory Map &lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt;"&gt;default config&lt;/SPAN&gt; as 00(Single DDR channel), it can work well. So could you give me more info about how to set this DDR boot config. 3Q! &lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Mar 2015 10:31:54 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Issue-about-DDR-settings-on-Boot-Config/m-p/360604#M50684</guid>
      <dc:creator>tony_l_cai</dc:creator>
      <dc:date>2015-03-05T10:31:54Z</dc:date>
    </item>
    <item>
      <title>Re: Issue about DDR settings on Boot Config</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Issue-about-DDR-settings-on-Boot-Config/m-p/360605#M50685</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi tony&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;"&lt;/SPAN&gt;&lt;SPAN style="font-size: 10pt;"&gt;4KB Interleaving " mode is applicable only for LPDDR2 2-channels mode:&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;one channel for even 4K, other for odd 4K addresses.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-size: 10pt;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 05 Mar 2015 12:17:40 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Issue-about-DDR-settings-on-Boot-Config/m-p/360605#M50685</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-03-05T12:17:40Z</dc:date>
    </item>
  </channel>
</rss>

