<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: Inconsistent WINCE6 boot on IMX28 in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Inconsistent-WINCE6-boot-on-IMX28/m-p/168420#M5006</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I think you need buil the WinCE NK in debug mode, there will be more information.&lt;/P&gt;&lt;P&gt;Freescale i_MX28 EVK ARMV4I Debug&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 26 Jun 2012 05:51:42 GMT</pubDate>
    <dc:creator>qiang_li-mpu_se</dc:creator>
    <dc:date>2012-06-26T05:51:42Z</dc:date>
    <item>
      <title>Inconsistent WINCE6 boot on IMX28</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Inconsistent-WINCE6-boot-on-IMX28/m-p/168419#M5005</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Working with a custom IMX28 board, I can get it to boot Linux every time reliably. Booting WinCE is a bit of an&amp;nbsp;issue. Most of the time it stops at the Freescale logo from Eboot and just sits there. A few times I managed to get it into Windows CE &amp;nbsp;and everything worked while it was there. Problem is I can't quite figure out what makes it boot all the way one time and prevents it the other, but it seems it is waiting for some peripheral we don't have or the like. Debug log is rather useless:&lt;/P&gt;&lt;P&gt;So, my question is- any pointers what may be holding off the boot, or secondly, any way to make WinCE boot a bit more verbose?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;BSP Clock Configuration:&lt;BR /&gt; PLL0 = 480000000 Hz&lt;BR /&gt; PLL1 = 480000000 Hz&lt;BR /&gt; PLL2 = 0 Hz&lt;BR /&gt; REF_CPU = 480000000 Hz&lt;BR /&gt; REF_EMI = 392727272 Hz&lt;BR /&gt; REF_IO0 = 480000000 Hz&lt;BR /&gt; REF_IO1 = 480000000 Hz&lt;BR /&gt; REF_PIX = 480000000 Hz&lt;BR /&gt; REF_HSADC = 480000000 Hz&lt;BR /&gt; REF_GPMI = 480000000 Hz&lt;BR /&gt; REF_PLL = 480000000 Hz&lt;BR /&gt; REF_XTAL = 24000000 Hz&lt;BR /&gt; REF_ENET_PLL= 0 Hz&lt;BR /&gt; P_CLK = 240000000 Hz&lt;BR /&gt; H_CLK = 80000000 Hz&lt;BR /&gt; X_CLk = 24000000 Hz&lt;BR /&gt; ETM = 24000000 Hz&lt;BR /&gt; EMI = 196363636 Hz&lt;BR /&gt; SSP0 = 24000000 Hz&lt;BR /&gt; SSP1 = 24000000 Hz&lt;BR /&gt; SSP2 = 24000000 Hz&lt;BR /&gt; SSP3 = 24000000 Hz&lt;BR /&gt; GPMI = 24000000 Hz&lt;BR /&gt; HSADC = 26666666 Hz&lt;BR /&gt; LCDIF = 24000000 Hz&lt;BR /&gt; SPDIF = 120000000 Hz&lt;BR /&gt; UTMI0 = 480000000 Hz&lt;BR /&gt; UTMI1 = 480000000 Hz&lt;BR /&gt; UART24MHZ = 24000000 Hz&lt;BR /&gt; PWM24MHZ = 24000000 Hz&lt;BR /&gt; TIMROT32K = 32000 Hz&lt;/P&gt;&lt;P&gt;Microsoft Windows CE Bootloader Common Library Version 1.4 Built Jun 15 2012 10:23:10&lt;BR /&gt;Microsoft Windows CE Ethernet Bootloader 1.0 for iMX28 (Jun 15 2012 10:27:34)&lt;BR /&gt;reset GPMI module&lt;BR /&gt;enable bch module&lt;BR /&gt;ERROR: C:\WINCE600\PLATFORM\COMMON\SRC\SOC\COMMON_FSL_V2_PDK1_9\NAND\FMDCOMMON\BIG_SECTOR_INTERLEAVE\.\fmd.cpp line 203: no NAND type matched!&lt;BR /&gt;WARNING: OEMPlatformInit: Failed to initialize NAND flash device.&lt;BR /&gt;SD Low Density card&lt;BR /&gt;SD: Switched to 4 bit mode&lt;BR /&gt;INFO: Initialized SD Card&lt;BR /&gt;Card Capacity 995328 (Kbytes)&lt;BR /&gt;INFO: Booted from SD/MMC&lt;BR /&gt;INFO: Loading boot configuration from SDHC&lt;BR /&gt;INFO: Successfully loaded boot configuration from SDHC&lt;BR /&gt;System ready!&lt;BR /&gt;Preparing for download...&lt;BR /&gt;INFO: Initial Eboot Screen Display... &lt;BR /&gt;EBOOT: DisplayInit++ :BSP_DISPLAY_43WVF1G-0&lt;/P&gt;&lt;P&gt;Press [ENTER] to launch image stored in SD/MMC or [SPACE] to cancel.&lt;/P&gt;&lt;P&gt;Initiating image launch in 3 seconds. 2 seconds. 1 seconds. 0 seconds. &lt;BR /&gt;Launching flash image ... &lt;BR /&gt;-BLMenu .&lt;BR /&gt;INFO: Using device name: 'MX2865535'&lt;BR /&gt;INFO: Reading NK image to SDHC (please wait)...&lt;BR /&gt;INFO: Copying NK image to RAM address 0xa0200000&lt;BR /&gt; INFO: Read is 1% complete INFO: Read is 2% complete INFO: Read is 3% complete INFO: Read is 4% complete INFO: Read is 5% complete INFO: Read is 6% complete INFO: Read is 7% complete INFO: Read is 8% complete INFO: Read is 9% complete INFO: Read is 10% complete INFO: Read is 11% complete INFO: Read is 12% complete INFO: Read is 13% complete INFO: Read is 14% complete INFO: Read is 15% complete INFO: Read is 16% complete INFO: Read is 17% complete INFO: Read is 18% complete INFO: Read is 19% complete INFO: Read is 20% complete INFO: Read is 21% complete INFO: Read is 22% complete INFO: Read is 23% complete INFO: Read is 24% complete INFO: Read is 25% complete INFO: Read is 26% complete INFO: Read is 27% complete INFO: Read is 28% complete INFO: Read is 29% complete INFO: Read is 30% complete INFO: Read is 31% complete INFO: Read is 32% complete INFO: Read is 33% complete INFO: Read is 34% complete INFO: Read is 35% complete INFO: Read is 36% complete INFO: Read is 37% complete INFO: Read is 38% complete INFO: Read is 39% complete INFO: Read is 40% complete INFO: Read is 41% complete INFO: Read is 42% complete INFO: Read is 43% complete INFO: Read is 44% complete INFO: Read is 45% complete INFO: Read is 46% complete INFO: Read is 47% complete INFO: Read is 48% complete INFO: Read is 49% complete INFO: Read is 50% complete INFO: Read is 51% complete INFO: Read is 52% complete INFO: Read is 53% complete INFO: Read is 54% complete INFO: Read is 55% complete INFO: Read is 56% complete INFO: Read is 57% complete INFO: Read is 58% complete INFO: Read is 59% complete INFO: Read is 60% complete INFO: Read is 61% complete INFO: Read is 62% complete INFO: Read is 63% complete INFO: Read is 64% complete INFO: Read is 65% complete INFO: Read is 66% complete INFO: Read is 67% complete INFO: Read is 68% complete INFO: Read is 69% complete INFO: Read is 70% complete INFO: Read is 71% complete INFO: Read is 72% complete INFO: Read is 73% complete INFO: Read is 74% complete INFO: Read is 75% complete INFO: Read is 76% complete INFO: Read is 77% complete INFO: Read is 78% complete INFO: Read is 79% complete INFO: Read is 80% complete INFO: Read is 81% complete INFO: Read is 82% complete INFO: Read is 83% complete INFO: Read is 84% complete INFO: Read is 85% complete INFO: Read is 86% complete INFO: Read is 87% complete INFO: Read is 88% complete INFO: Read is 89% complete INFO: Read is 90% complete INFO: Read is 91% complete INFO: Read is 92% complete INFO: Read is 93% complete INFO: Read is 94% complete INFO: Read is 95% complete INFO: Read is 96% complete INFO: Read is 97% complete INFO: Read is 98% complete INFO: Read is 99% complete INFO: Read is 100% complete&lt;BR /&gt;INFO: Copy of NK completed successfully&lt;BR /&gt;OEMLaunch called PhysAddress 0x40200000.&lt;BR /&gt;Download successful! Jumping to image at 0x0 (physical 0x40200000)...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BSP Clock Configuration:&lt;BR /&gt; PLL0 = 480000000 Hz&lt;BR /&gt; PLL1 = 480000000 Hz&lt;BR /&gt; PLL2 = 0 Hz&lt;BR /&gt; REF_CPU = 480000000 Hz&lt;BR /&gt; REF_EMI = 392727272 Hz&lt;BR /&gt; REF_IO0 = 480000000 Hz&lt;BR /&gt; REF_IO1 = 480000000 Hz&lt;BR /&gt; REF_PIX = 480000000 Hz&lt;BR /&gt; REF_HSADC = 480000000 Hz&lt;BR /&gt; REF_GPMI = 480000000 Hz&lt;BR /&gt; REF_PLL = 480000000 Hz&lt;BR /&gt; REF_XTAL = 24000000 Hz&lt;BR /&gt; REF_ENET_PLL= 0 Hz&lt;BR /&gt; P_CLK = 240000000 Hz&lt;BR /&gt; H_CLK = 80000000 Hz&lt;BR /&gt; X_CLk = 24000000 Hz&lt;BR /&gt; ETM = 24000000 Hz&lt;BR /&gt; EMI = 196363636 Hz&lt;BR /&gt; SSP0 = 24000000 Hz&lt;BR /&gt; SSP1 = 24000000 Hz&lt;BR /&gt; SSP2 = 24000000 Hz&lt;BR /&gt; SSP3 = 24000000 Hz&lt;BR /&gt; GPMI = 120000000 Hz&lt;BR /&gt; HSADC = 26666666 Hz&lt;BR /&gt; LCDIF = 24000000 Hz&lt;BR /&gt; SPDIF = 120000000 Hz&lt;BR /&gt; UTMI0 = 480000000 Hz&lt;BR /&gt; UTMI1 = 480000000 Hz&lt;BR /&gt; UART24MHZ = 24000000 Hz&lt;BR /&gt; PWM24MHZ = 24000000 Hz&lt;BR /&gt; TIMROT32K = 32000 Hz&lt;BR /&gt;Windows CE Kernel for ARM (Thumb Enabled) Built on Sep 14 2011 at 17:32:03&lt;BR /&gt;INFO:OALLogSetZones: dpCurSettings.ulZoneMask: 0xb&lt;BR /&gt;OALInitCpuHclkClock:Update CPU clock to 454MHz!&lt;BR /&gt;DeviceId................. MX2865535 &lt;BR /&gt;pArgs-&amp;gt;flags............. 0xC &lt;BR /&gt;pArgs-&amp;gt;devLoc.IfcType.... 0 &lt;BR /&gt;pArgs-&amp;gt;devLoc.LogicalLoc. 0x80080000 &lt;BR /&gt;pArgs-&amp;gt;devLoc.PhysicalLoc 0x80080000 &lt;BR /&gt;pArgs-&amp;gt;devLoc.Pin........ 0 &lt;BR /&gt;pArgs-&amp;gt;ip4address........ 0 &lt;BR /&gt;pDevice-&amp;gt;Name............ s &lt;BR /&gt;pDevice-&amp;gt;ifcType......... 0 &lt;BR /&gt;pDevice-&amp;gt;id.............. 0x80080000 &lt;BR /&gt;pDevice-&amp;gt;resource........ 0 &lt;BR /&gt;pDevice-&amp;gt;type............ 2 &lt;BR /&gt;pDevice-&amp;gt;pDriver......... 0x81DF902C &lt;BR /&gt;WARN: OALKitlInit: KITL Disabled &lt;BR /&gt;NLedDriverInitialize: invoked&lt;BR /&gt;Deteced gBatteryVoltage = 3960&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 18 Jun 2012 13:18:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Inconsistent-WINCE6-boot-on-IMX28/m-p/168419#M5005</guid>
      <dc:creator>IgorOrlovich</dc:creator>
      <dc:date>2012-06-18T13:18:52Z</dc:date>
    </item>
    <item>
      <title>Re: Inconsistent WINCE6 boot on IMX28</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Inconsistent-WINCE6-boot-on-IMX28/m-p/168420#M5006</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I think you need buil the WinCE NK in debug mode, there will be more information.&lt;/P&gt;&lt;P&gt;Freescale i_MX28 EVK ARMV4I Debug&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 26 Jun 2012 05:51:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Inconsistent-WINCE6-boot-on-IMX28/m-p/168420#M5006</guid>
      <dc:creator>qiang_li-mpu_se</dc:creator>
      <dc:date>2012-06-26T05:51:42Z</dc:date>
    </item>
  </channel>
</rss>

