<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: iMX537 efuse issues</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354279#M49488</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chiranjeevi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check fuse BT_FUSE_SEL = 1&lt;/P&gt;&lt;P&gt;probably on these two boards some fuses become blown.&lt;/P&gt;&lt;P&gt;Also check pad VDD_FUSE&amp;nbsp; - it should not be powered with 3V.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 30 Sep 2014 10:11:03 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2014-09-30T10:11:03Z</dc:date>
    <item>
      <title>iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354276#M49485</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi All, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;We are facing a serious issues with the boot settings. We have 4 target boards which are configured to boot from SD Card with Boot_Mode[1:0] = 0. We are seeing that in 2 boards are booting from SD Card when powered on. In remaining 2 boards we are seeing that it was not booting. When we started debugging we accidentally found that when ever we are pulling BOOT_MODE[1] to high the device started booting from SD Card. Also we observed that if we pull BOOT_MODE[1] during power on it doesnt boot only when the power is on and stable if we pull high it starts booting. We are not able to understand the problem. Please help us in finding the root cause of the problem if any one of you have faced or come across this type of issue. This issue is stopping us from moving forward with the production.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards, &lt;/P&gt;&lt;P&gt;Chiranjeevi M &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Sep 2014 14:07:53 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354276#M49485</guid>
      <dc:creator>chiranjeevimata</dc:creator>
      <dc:date>2014-09-29T14:07:53Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354277#M49486</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chiranjeevi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;you can check what boot mode uses processor&lt;/P&gt;&lt;P&gt;reading with jtag SRC_SBMR register.&lt;/P&gt;&lt;P&gt;Also what do you mean by "Boot_Mode[1:0] = 0"&amp;nbsp; ?&lt;/P&gt;&lt;P&gt;Both zeros ? In such case (BOOT_MODE[1:0] = 0b00)&lt;/P&gt;&lt;P&gt;please check fuse that BT_FUSE_SEL = 1.&lt;/P&gt;&lt;P&gt;If BT_FUSE_SEL = 1, all boot options are controlled by the eFUSEs&lt;/P&gt;&lt;P&gt;described in Table 7-2 &lt;A href="http://cache.freescale.com/files/32bit/doc/ref_manual/iMX53RM.pdf?fasp=1&amp;amp;WT_TYPE=Reference%20Manuals&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX53RM&lt;/A&gt; .&lt;/P&gt;&lt;P&gt;Also boot pins should be stable during power-up.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Sep 2014 03:09:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354277#M49486</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-09-30T03:09:44Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354278#M49487</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;Boot_Mode[1:0] = 0; means &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b00. So we are booting as per the bit settings done on the GPIO's in Table 7-3 of &lt;A class="jive-link-external-small" data-content-finding="Community" href="http://cache.freescale.com/files/32bit/doc/ref_manual/iMX53RM.pdf?fasp=1&amp;amp;WT_TYPE=Reference%20Manuals&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf" style="font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #6a737b;"&gt;IMX53RM.&lt;/A&gt;&lt;/SPAN&gt;&lt;/SPAN&gt;&amp;nbsp; The Boot pins are stable at booting. We are not able to figure out what is that which is causing this peculiar behavior of iMX537. These two boards were initially working fine with &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b00. But suddenly stopped booting. During debugging we found this behavior. We are assuming that the efuses have been blown off and hence iMX537 is trying to boot from efuse instead of GPIO. Please let us know if there is any chances that efuses can blow off. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards, &lt;/P&gt;&lt;P&gt;Chiranjeevi M&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Sep 2014 06:45:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354278#M49487</guid>
      <dc:creator>chiranjeevimata</dc:creator>
      <dc:date>2014-09-30T06:45:08Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354279#M49488</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chiranjeevi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;please check fuse BT_FUSE_SEL = 1&lt;/P&gt;&lt;P&gt;probably on these two boards some fuses become blown.&lt;/P&gt;&lt;P&gt;Also check pad VDD_FUSE&amp;nbsp; - it should not be powered with 3V.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 30 Sep 2014 10:11:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354279#M49488</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-09-30T10:11:03Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354280#M49489</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks for your suggestion. We will read the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BT_FUSE_SEL bit through JTAG. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;And coming to the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;VDD_FUSE supply, &lt;/SPAN&gt;Our design is as per the Eval board schematics where we are using DA9053 PMIC for powering the iMX537. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Mean while could you please let me know what are the possibilities that the Fuses get blown if not done intentionally. And is there any way that can be reversed. &lt;/P&gt;&lt;P&gt;In couple of days we have seen that sometimes these two boards boot even with &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b00 , in this case s&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;ometimes the booting gets delayed (we have seen that booting happens after 20mins). &lt;/SPAN&gt;But after few power cycle we need to set &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b01. We are not sure why this behavior is found in only couple of boards and not seen in other boards. &lt;/SPAN&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards, &lt;/P&gt;&lt;P&gt;Chiru M&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Oct 2014 07:28:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354280#M49489</guid>
      <dc:creator>chiranjeevimata</dc:creator>
      <dc:date>2014-10-07T07:28:18Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354281#M49490</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chiranjeevi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;fuses may be not-intentionally blown due to incorrect&lt;/P&gt;&lt;P&gt;power-up sequence, for that reason recommended &lt;/P&gt;&lt;P&gt;not to power with 3V pad VDD_FUSE.&lt;/P&gt;&lt;P&gt;Regarding delayed boot, I am inclined to think that this may be&lt;/P&gt;&lt;P&gt;poor soldering issue. Siggest to resolder processor just for test.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 07 Oct 2014 07:33:16 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354281#M49490</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-10-07T07:33:16Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354282#M49491</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor, &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I read the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt; &lt;/SPAN&gt;&lt;SPAN style="font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif; color: #3d3d3d;"&gt;BT_FUSE_SEL bit from JTAG and found that it was 0. So it means the efuses are not blown. Is my understanding is correct. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I found that the voltage to NVCC_CKIH is at 2.7V in the non working boards. Also i probed the same voltage in the working boards there i saw the voltage to be 3.0V in one board and 1.8V in other board. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;As per Table 6 of iMX53IEC Voltage at NVCC_CKIH should not exceed more than 1.9V. But in few boards which worked for more than 3 months the voltage was 2.7V and in the board which is working from 3months is 3.0V. Could you please provide some insight on the same as why the boards worked for 3months and broke and why the other board is still working even when the voltage on this pin is stressed. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also if any idea why the board started working when the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b01 only on power up. &lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards, &lt;/P&gt;&lt;P&gt;Chiranjeevi M&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 10 Oct 2014 11:39:02 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354282#M49491</guid>
      <dc:creator>chiranjeevimata</dc:creator>
      <dc:date>2014-10-10T11:39:02Z</dc:date>
    </item>
    <item>
      <title>Re: iMX537 efuse issues</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354283#M49492</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Chiranjeevi&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;operation with power exceeding datasheet may lead to unpredictable&lt;/P&gt;&lt;P&gt;and sometimes weird results, one can work for some time, others not.&lt;/P&gt;&lt;P&gt;Also behaviour as "working when the &lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;BOOT_MODE[1:0] = 0b01 only on power up"&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;may be explained by applying too high voltage to processor.&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;I would suggest to recheck power-up sequence in&amp;nbsp; &lt;A href="http://cache.freescale.com/files/32bit/doc/data_sheet/IMX53CEC.pdf?fasp=1&amp;amp;WT_TYPE=Data%20Sheets&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX53CEC&lt;/A&gt; for "NVCC_CKIH" :&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;NVCC_CKIH should be powered ON after VCC is stable and before other I/O supplies&lt;/P&gt;&lt;P&gt;(NVCC_xxx) are powered ON.&lt;/P&gt;&lt;P&gt;&lt;SPAN style="color: #3d3d3d; font-family: 'Helvetica Neue', Helvetica, Arial, 'Lucida Grande', sans-serif;"&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 10 Oct 2014 11:47:50 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX537-efuse-issues/m-p/354283#M49492</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-10-10T11:47:50Z</dc:date>
    </item>
  </channel>
</rss>

