<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: i.MX6SX boot Cortex M4 core from U-Boot</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349940#M48580</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Finally I got it.&lt;/P&gt;&lt;P&gt;The key thing that is not wrote on the freescale guide is that the dtb file has to be changed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All errors posted in previous post are related to the default uboot dtb file that doesn't map the M4 core.&lt;/P&gt;&lt;P&gt;To solve the issue just change the &lt;STRONG&gt;fdt_file&lt;/STRONG&gt; uboot environment variable to &lt;SPAN lang="EN-GB" style="font-size: 10.0pt; font-family: 'Arial','sans-serif';"&gt;&lt;STRONG&gt;imx6sx-sdb-m4.dtb&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 04 Mar 2015 07:10:52 GMT</pubDate>
    <dc:creator>LPs</dc:creator>
    <dc:date>2015-03-04T07:10:52Z</dc:date>
    <item>
      <title>i.MX6SX boot Cortex M4 core from U-Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349938#M48578</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; I'm working on a 6SX SABRE-SBD board. It mounts a i.MX6SX dual core CPU: Cortex A9 and Cortex M4.&lt;/P&gt;&lt;P&gt;I'm using &lt;STRONG&gt;U-Boot 2014.04&lt;/STRONG&gt;.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'm trying to boot M4 core from U-Boot and start linux on SD.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;At the moment, following&lt;STRONG&gt; i.MX_Linux_User's_Guide.pdf&lt;/STRONG&gt;&amp;nbsp; and chapter 53 of &lt;STRONG&gt;i.MX_6_Linux_Reference_Manual.pdf&lt;/STRONG&gt;, I wrote the M4 mcc demo on the Cortex M4.&lt;/P&gt;&lt;P&gt;I know that it works beacause of running script m4boot I can see outputs on the Cortex M4 serial console.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So far I change the bootcmd U-Boot environment variable to add "run m4boot;" before the existant commands.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Actual bootcmd is: &lt;STRONG&gt;run m4boot; &lt;/STRONG&gt;&lt;SPAN lang="EN-GB" style="font-size: 10.0pt; font-family: 'Arial','sans-serif';"&gt;&lt;STRONG&gt;mmc dev ${mmcdev};if mmc rescan; then if run loadbootscript; then run bootscript; else if run loadimage; then run mmcboot; else run netboot; fi; fi; else run netboot; fi;&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;What is not working is that with the new bootcmd the M4 core starts correctly, the linux kernel start but it stops with the following error:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;VFP support v0.3: implementor 41 architecture 3 part 30 variant 9 rev 4&lt;/P&gt;&lt;P&gt;Unable to handle kernel NULL pointer dereference at virtual address 00000018&lt;/P&gt;&lt;P&gt;pgd = 80004000&lt;/P&gt;&lt;P&gt;[00000018] *pgd=00000000&lt;/P&gt;&lt;P&gt;Internal error: Oops: 805 [#1] PREEMPT SMP ARM&lt;/P&gt;&lt;P&gt;Modules linked in:&lt;/P&gt;&lt;P&gt;CPU: 0 PID: 1 Comm: swapper/0 Not tainted 3.10.53-1.1.0_ga+g496fbe0 #1&lt;/P&gt;&lt;P&gt;task: a806c000 ti: a806e000 task.ti: a806e000&lt;/P&gt;&lt;P&gt;PC is at imx_amp_power_init+0x8c/0xd8&lt;/P&gt;&lt;P&gt;LR is at __arm_ioremap+0x18/0x1c&lt;/P&gt;&lt;P&gt;pc : [&amp;lt;80c8a4e4&amp;gt;]&amp;nbsp;&amp;nbsp;&amp;nbsp; lr : [&amp;lt;80019128&amp;gt;]&amp;nbsp;&amp;nbsp;&amp;nbsp; psr: a0000113&lt;/P&gt;&lt;P&gt;sp : a806fef8&amp;nbsp; ip : 00000000&amp;nbsp; fp : 00000000&lt;/P&gt;&lt;P&gt;r10: 80caff6c&amp;nbsp; r9 : 80c8a458&amp;nbsp; r8 : 00000014&lt;/P&gt;&lt;P&gt;r7 : 00000001&amp;nbsp; r6 : 80d18838&amp;nbsp; r5 : 80d18838&amp;nbsp; r4 : 00000001&lt;/P&gt;&lt;P&gt;r3 : 00000000&amp;nbsp; r2 : 80d18838&amp;nbsp; r1 : 00000000&amp;nbsp; r0 : a800f180&lt;/P&gt;&lt;P&gt;Flags: NzCv&amp;nbsp; IRQs on&amp;nbsp; FIQs on&amp;nbsp; Mode SVC_32&amp;nbsp; ISA ARM&amp;nbsp; Segment kernel&lt;/P&gt;&lt;P&gt;Control: 10c53c7d&amp;nbsp; Table: 8000404a&amp;nbsp; DAC: 00000015&lt;/P&gt;&lt;P&gt;Process swapper/0 (pid: 1, stack limit = 0xa806e238)&lt;/P&gt;&lt;P&gt;Stack: (0xa806fef8 to 0xa8070000)&lt;/P&gt;&lt;P&gt;fee0:&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 80cbb1b8 00000007&lt;/P&gt;&lt;P&gt;ff00: 80d178c0 80d178c0 80d178c0 80008704 00000103 80047e94 80caff44 a806e010&lt;/P&gt;&lt;P&gt;ff20: 80b779d4 80c3c5e8 00000007 00000007 80047700 80047758 00000000 80cbb1b8&lt;/P&gt;&lt;P&gt;ff40: 00000007 80d178c0 80d178c0 80c724dc 00000103 80caff6c 80caff64 80c72be0&lt;/P&gt;&lt;P&gt;ff60: 00000007 00000007 80c724dc ce8fffe9 ebdeff7e fd4df71c a806ff9c 00000000&lt;/P&gt;&lt;P&gt;ff80: 80679540 00000000 00000000 00000000 00000000 00000000 00000000 80679548&lt;/P&gt;&lt;P&gt;ffa0: a806e000 00000000 80679540 8000e118 00000000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;ffc0: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000&lt;/P&gt;&lt;P&gt;ffe0: 00000000 00000000 00000000 00000000 00000013 00000000 bfdeef2d e9037f49&lt;/P&gt;&lt;P&gt;[&amp;lt;80c8a4e4&amp;gt;] (imx_amp_power_init+0x8c/0xd8) from [&amp;lt;80008704&amp;gt;] (do_one_initcall+0x108/0x158)&lt;/P&gt;&lt;P&gt;[&amp;lt;80008704&amp;gt;] (do_one_initcall+0x108/0x158) from [&amp;lt;80c72be0&amp;gt;] (kernel_init_freeable+0x138/0x1d8)&lt;/P&gt;&lt;P&gt;[&amp;lt;80c72be0&amp;gt;] (kernel_init_freeable+0x138/0x1d8) from [&amp;lt;80679548&amp;gt;] (kernel_init+0x8/0x158)&lt;/P&gt;&lt;P&gt;[&amp;lt;80679548&amp;gt;] (kernel_init+0x8/0x158) from [&amp;lt;8000e118&amp;gt;] (ret_from_fork+0x14/0x3c)&lt;/P&gt;&lt;P&gt;Code: e0233498 e2844001 e0862102 e5920004 (e5c37018)&lt;/P&gt;&lt;P&gt;---[ end trace d49a49147a58376d ]---&lt;/P&gt;&lt;P&gt;Kernel panic - not syncing: Attempted to kill init! exitcode=0x0000000b&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;If I restore the original bootcmd It returns to work well.&lt;/P&gt;&lt;P&gt;What I have to change in uboot environment to make the M4 and A9 running at the same time?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 02 Mar 2015 16:21:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349938#M48578</guid>
      <dc:creator>LPs</dc:creator>
      <dc:date>2015-03-02T16:21:39Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SX boot Cortex M4 core from U-Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349939#M48579</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I found out something more.&lt;/P&gt;&lt;P&gt;The kernel panic is caused by the variable shared_mem_paddr that has value 0.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;This variable is retrieved by the function imx6sx_clocks_init that obviously print the errors below:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;clk: shared clk nodes exceed the max number!&lt;/P&gt;&lt;P&gt;clk: fsl,shared-mem-addr NOT found!&lt;/P&gt;&lt;P&gt;clk: fsl,shared-mem-size NOT found!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;So far I think that the problem is at the top of the function imx6sx_clocks_init where the following code is executed:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;np = of_find_compatible_node(NULL, NULL, "fsl,imx6sx-anatop");&lt;/P&gt;&lt;P&gt;&amp;nbsp; base = of_iomap(np, 0);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I guess that np is not retieved...&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have anyone&amp;nbsp; suggestions?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 03 Mar 2015 16:25:47 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349939#M48579</guid>
      <dc:creator>LPs</dc:creator>
      <dc:date>2015-03-03T16:25:47Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SX boot Cortex M4 core from U-Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349940#M48580</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Finally I got it.&lt;/P&gt;&lt;P&gt;The key thing that is not wrote on the freescale guide is that the dtb file has to be changed.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;All errors posted in previous post are related to the default uboot dtb file that doesn't map the M4 core.&lt;/P&gt;&lt;P&gt;To solve the issue just change the &lt;STRONG&gt;fdt_file&lt;/STRONG&gt; uboot environment variable to &lt;SPAN lang="EN-GB" style="font-size: 10.0pt; font-family: 'Arial','sans-serif';"&gt;&lt;STRONG&gt;imx6sx-sdb-m4.dtb&lt;/STRONG&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Mar 2015 07:10:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349940#M48580</guid>
      <dc:creator>LPs</dc:creator>
      <dc:date>2015-03-04T07:10:52Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6SX boot Cortex M4 core from U-Boot</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349941#M48581</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;Thanks for sharing your solution! We will check the missing step for adding it on the next revision of the documentation.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards!&lt;BR /&gt;/Carlos&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 04 Mar 2015 17:27:39 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6SX-boot-Cortex-M4-core-from-U-Boot/m-p/349941#M48581</guid>
      <dc:creator>CarlosCasillas</dc:creator>
      <dc:date>2015-03-04T17:27:39Z</dc:date>
    </item>
  </channel>
</rss>

