<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic iMX6SL in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/343999#M47367</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi, good day, iMX6SL have support MIPI DBI interface?&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 25 Sep 2014 01:54:48 GMT</pubDate>
    <dc:creator>phamhuynh</dc:creator>
    <dc:date>2014-09-25T01:54:48Z</dc:date>
    <item>
      <title>iMX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/343999#M47367</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi, good day, iMX6SL have support MIPI DBI interface?&amp;nbsp; &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Sep 2014 01:54:48 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/343999#M47367</guid>
      <dc:creator>phamhuynh</dc:creator>
      <dc:date>2014-09-25T01:54:48Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/344000#M47368</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&amp;nbsp; Strictly speaking, IMX6 SL does not support MIPI display.&lt;/P&gt;&lt;P&gt;The following are supported :&lt;/P&gt;&lt;P&gt;• EPDC (electrophoretic display controller): display controller for E-INK EPD panel&lt;/P&gt;&lt;P&gt;• SPDC (SiPix display controller): display controller for SiPix EPD panel&lt;/P&gt;&lt;P&gt;• LCDIF (LCD interface): 24-bit parallel RGB LCD interface&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; Nevertheless, it makes sense to analyze datasheets of i.MX6 and display in more&lt;BR /&gt;details for different mode using and timing parameters, perhaps LCDIF of the i.MX6 SL&lt;BR /&gt;in MPU mode may be applied with MIPI DBI (parallel).&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Sep 2014 03:08:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/344000#M47368</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-09-25T03:08:18Z</dc:date>
    </item>
    <item>
      <title>Re: iMX6SL</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/344001#M47369</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;thank for help :smileyhappy:&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Sep 2014 09:22:27 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/iMX6SL/m-p/344001#M47369</guid>
      <dc:creator>phamhuynh</dc:creator>
      <dc:date>2014-09-25T09:22:27Z</dc:date>
    </item>
  </channel>
</rss>

