i.MX6DL:iATU register write sequence

koichisakagami — Wed, 10 Dec 2014 10:06:23 GMT

Dear community,

We have been developing their product with iMX6DualLite.
We make the device driver for PCIexpress.

In i.MX6 Reference Manual ( MX6SDLRM ) 4443 page,
it says that " Since AXI core is async to the core_clk, the iATU registers
may not be updated while operations are in progress on the AXI
Bridge Slave interface. "

[Question]
In the case of writing to the PCIE_PL_iATURLBA register,
Is it the correct method as follows ?

1. write to the Viewport Register (PCIE_PL_iATUVR).
2. read the Viewport Register (PCIE_PL_iATUVR).
3. if the correct value is read, write to the PCIE_PL_iATURLBA register.
4. if the correct value is NOT read, wait until the correct value is read.
And write to the PCIE_PL_iATURLBA register.

Best Regards,
Koichi Sakagami

Re: i.MX6DL:iATU register write sequence

Yuri — Wed, 17 Dec 2014 09:12:12 GMT

Please look at the next thread for recommended sequence.

"i.MX6DL:Inbound address setting behavior (PCIE_PL_iATUVR)"

https://community.freescale.com/thread/336840

Have a great day,
Yuri

-----------------------------------------------------------------------------------------------------------------------
Note: If this post answers your question, please click the Correct Answer button. Thank you!
-----------------------------------------------------------------------------------------------------------------------

topic i.MX6DL:iATU register write sequence in i.MX Processors

i.MX6DL:iATU register write sequence

Re: i.MX6DL:iATU register write sequence