<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Question, i.MX28 ENABLE_DCDC bit setting</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX28-ENABLE-DCDC-bit-setting/m-p/338746#M46290</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask about ENABLE_DCDC bit setting of i.MX28.&lt;/P&gt;&lt;P&gt;My customer is confused on the setting of ENABLE_DCDC bits.&lt;/P&gt;&lt;P&gt;There are two ENABLE_DCDC bits;&lt;/P&gt;&lt;P&gt;One is in HW_POWER_5VCTRL register and another is in HW_POWER_DCDC4P2 register.&lt;/P&gt;&lt;P&gt;In i.MX28 reference manual, it is said as follows for the description of the bit in HW_POWER_DCDC4P2 register.&lt;/P&gt;&lt;P&gt;“Enable the dcdc converter to use the DCDC_4P2 pin as a power source…”&lt;/P&gt;&lt;P&gt;In my understanding the DCDC_4P2 comes from internal 4P2 LinReg. And it also means 5V is present as reference manual says as the description for the bit in HW_POWER_5VCTRL.&lt;/P&gt;&lt;P&gt;So, the customer thinks the meanings of two ENABLE_DCDC bits are the same.&lt;/P&gt;&lt;P&gt;Could you give a help to better understanding on the two ENABLE_DCDC bits setting?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Wed, 10 Dec 2014 09:14:21 GMT</pubDate>
    <dc:creator>Aemj</dc:creator>
    <dc:date>2014-12-10T09:14:21Z</dc:date>
    <item>
      <title>Question, i.MX28 ENABLE_DCDC bit setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX28-ENABLE-DCDC-bit-setting/m-p/338746#M46290</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Dear team,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I would like to ask about ENABLE_DCDC bit setting of i.MX28.&lt;/P&gt;&lt;P&gt;My customer is confused on the setting of ENABLE_DCDC bits.&lt;/P&gt;&lt;P&gt;There are two ENABLE_DCDC bits;&lt;/P&gt;&lt;P&gt;One is in HW_POWER_5VCTRL register and another is in HW_POWER_DCDC4P2 register.&lt;/P&gt;&lt;P&gt;In i.MX28 reference manual, it is said as follows for the description of the bit in HW_POWER_DCDC4P2 register.&lt;/P&gt;&lt;P&gt;“Enable the dcdc converter to use the DCDC_4P2 pin as a power source…”&lt;/P&gt;&lt;P&gt;In my understanding the DCDC_4P2 comes from internal 4P2 LinReg. And it also means 5V is present as reference manual says as the description for the bit in HW_POWER_5VCTRL.&lt;/P&gt;&lt;P&gt;So, the customer thinks the meanings of two ENABLE_DCDC bits are the same.&lt;/P&gt;&lt;P&gt;Could you give a help to better understanding on the two ENABLE_DCDC bits setting?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thanks,&lt;/P&gt;&lt;P&gt;Miyamoto&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Dec 2014 09:14:21 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX28-ENABLE-DCDC-bit-setting/m-p/338746#M46290</guid>
      <dc:creator>Aemj</dc:creator>
      <dc:date>2014-12-10T09:14:21Z</dc:date>
    </item>
    <item>
      <title>Re: Question, i.MX28 ENABLE_DCDC bit setting</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX28-ENABLE-DCDC-bit-setting/m-p/338747#M46291</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;The DCDC converter has two power sources :&lt;/P&gt;&lt;P&gt;&amp;nbsp; 1) VDD5V via the VDD4P2&amp;nbsp; ;&lt;/P&gt;&lt;P&gt;&amp;nbsp; 2) DCDC_BATT input.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; HW_POWER_DCDC4P2[ENABLE_DCDC] serves to select the source of the&lt;/P&gt;&lt;P&gt;DCDC converter : DCDC_4P2 or DCDC_BATT.&lt;/P&gt;&lt;P&gt;&amp;nbsp; HW_POWER_5VCTRL&amp;nbsp; bit will cause the DCDC converter&lt;/P&gt;&lt;P&gt;to remain on after 5V (VDD5V) is connected in order to guarantee&lt;/P&gt;&lt;P&gt;stable supply voltage. Please take a look at section 11.3.2.1 (Battery&lt;/P&gt;&lt;P&gt;Power to 5-V Power ) of the i.MX28 Reference Manual.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 10 Dec 2014 09:52:11 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Question-i-MX28-ENABLE-DCDC-bit-setting/m-p/338747#M46291</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-12-10T09:52:11Z</dc:date>
    </item>
  </channel>
</rss>

