<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX6 Solo LVDS noise in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336052#M45727</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thanh&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;from description this seems more as hardware, not software issue.&lt;/P&gt;&lt;P&gt;I would suggest to decrease lvds clock, change lvds cable, recheck&lt;/P&gt;&lt;P&gt;board layout with sect.3.10 LVDS recommendations &lt;A href="http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf?fasp=1&amp;amp;WT_TYPE=Users%20Guides&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX6DQ6SDLHDG&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;DDR memory errors also may be the reason of such behaviour.&lt;/P&gt;&lt;P&gt;If you think that this is software issue, please try to reproduce it on Freescale&lt;/P&gt;&lt;P&gt;reference board.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Tue, 13 Jan 2015 00:26:37 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-01-13T00:26:37Z</dc:date>
    <item>
      <title>i.MX6 Solo LVDS noise</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336051#M45726</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi all,&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;We are using i.MX6 Solo with LVDS LCD (1366x768) on LVDS0 channel.&lt;/P&gt;&lt;P&gt;OS is customized from L3.0.35_4.1.0_130816_source.gz&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;LCD displays correctly but sometimes have some noise as below.&lt;/P&gt;&lt;P&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="18437_18437.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/120126i99CDC822DC7DDA49/image-size/large?v=v2&amp;amp;px=999" role="button" title="18437_18437.png" alt="18437_18437.png" /&gt;&lt;/span&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="noise.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/40224i162C568FE033B185/image-size/large?v=v2&amp;amp;px=999" role="button" title="noise.png" alt="noise.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I forcus on the clock tree of IPU and LDB.&amp;nbsp; The origin source of ipu1_clk and ldb_di0_clk is different as below, made them asynchronous with each other to output from IPU to LDB, I thought.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;osc_clk (24MHz) → pll3_usb_otg_main_clk (480MHz) → pll3_pfd_540M (540MHz) → ipu1_clk (270MHz)&lt;/P&gt;&lt;P&gt;osc_clk (24MHz) → pll2_528_bus_main_clk (528MHz) → pll2_pfd_352M (559.058MHz) → ldb_di0_clk (79.865MHz) → ipu1_di_clk_0 (79.865MHz)&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Origin source of ipu1_clk is PLL3&amp;nbsp; (pll3_usb_otg_main_clk).&lt;/P&gt;&lt;P&gt;Origin source of ldb_di0_clk is PLL2 (pll2_528_bus_main_clk).&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;I have referenced the iMX6 Quad.&amp;nbsp; ipu1_clk and ldb_di0_clk has the same origin source PLL2.&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Is there any patch for this problem on this OS version ?&lt;/P&gt;&lt;P&gt;Can you recommend how to fix this noise?&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Sincerely&lt;/P&gt;&lt;P&gt;Le&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336895"&gt;Solo_Clock_tree.txt.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 12 Jan 2015 14:16:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336051#M45726</guid>
      <dc:creator>thanhnhatle</dc:creator>
      <dc:date>2015-01-12T14:16:13Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Solo LVDS noise</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336052#M45727</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thanh&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;from description this seems more as hardware, not software issue.&lt;/P&gt;&lt;P&gt;I would suggest to decrease lvds clock, change lvds cable, recheck&lt;/P&gt;&lt;P&gt;board layout with sect.3.10 LVDS recommendations &lt;A href="http://cache.freescale.com/files/32bit/doc/user_guide/IMX6DQ6SDLHDG.pdf?fasp=1&amp;amp;WT_TYPE=Users%20Guides&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;IMX6DQ6SDLHDG&lt;/A&gt;.&lt;/P&gt;&lt;P&gt;DDR memory errors also may be the reason of such behaviour.&lt;/P&gt;&lt;P&gt;If you think that this is software issue, please try to reproduce it on Freescale&lt;/P&gt;&lt;P&gt;reference board.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Jan 2015 00:26:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336052#M45727</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-01-13T00:26:37Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Solo LVDS noise</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336053#M45728</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I want to give more information how to reproduce this noise.&lt;/P&gt;&lt;P&gt;You&amp;nbsp; can reproduce this noise in two ways:&lt;/P&gt;&lt;P&gt;1. Just repeat power OFF and ON the i.MX6 Solo until this noise occur&lt;/P&gt;&lt;P&gt;2. Repeat the blank command to Stop then ReStart the IPU until this noise occur.&lt;/P&gt;&lt;P&gt;echo 1 &amp;gt; /sys/class/graphics/fb0/blank&lt;/P&gt;&lt;P&gt;echo 0 &amp;gt; /sys/class/graphics/fb0/blank&lt;/P&gt;&lt;P&gt;When this noise occur, It can not recover back to the screen without noise until you reboot the CPU or restart the IPU.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Below is the clock tree of i.MX6 Quad I referenced. IPU and LDB have the same clock source PLL2 (&lt;SPAN style="font-size: 13.63636302948px;"&gt;pll2_528_bus_main_clk).&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;osc_clk (24MHz) → pll2_528_bus_main_clk (528MHz) → periph_clk (528MHz) → mmdc_ch0_axi_clk (528MHz) → ipu1_clk (264MHz)&lt;/P&gt;&lt;P&gt;osc_clk (24MHz) → pll2_528_bus_main_clk (528MHz) → pll2_pfd_352M (271.542MHz) → ldb_di0_clk (38.791MHz) → ipu2_di_clk_0 (38.791MHz)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best Regards&lt;/P&gt;&lt;P&gt;Le&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Jan 2015 00:37:08 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336053#M45728</guid>
      <dc:creator>thanhnhatle</dc:creator>
      <dc:date>2015-01-13T00:37:08Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Solo LVDS noise</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336054#M45729</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Thanh&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I think that you can not try "repeat power OFF and ON"&lt;/P&gt;&lt;P&gt;- this just can point that something wrong with&amp;nbsp; board power supplies.&lt;/P&gt;&lt;P&gt;In general, before power ON all power supplies should be fully discharged.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 13 Jan 2015 04:17:23 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336054#M45729</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-01-13T04:17:23Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX6 Solo LVDS noise</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336055#M45730</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Igor&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I found below thread has the same issue with us.&lt;/P&gt;&lt;P&gt;I applied the same code to my version OS and it worked well without noise.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A href="https://community.nxp.com/thread/320314"&gt;LVDS panel display corruption&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards&lt;/P&gt;&lt;P&gt;Le&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 20 Jan 2015 06:29:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX6-Solo-LVDS-noise/m-p/336055#M45730</guid>
      <dc:creator>thanhnhatle</dc:creator>
      <dc:date>2015-01-20T06:29:26Z</dc:date>
    </item>
  </channel>
</rss>

