<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: DDR stress tester v1.0.2 with i.MX6Q error in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/DDR-stress-tester-v1-0-2-with-i-MX6Q-error/m-p/335465#M45563</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Please try using DDR_Stress_Tester_V1.0.3&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&lt;A class="jive-link-wiki-small" data-containerid="32294" data-containertype="2020" data-objectid="96412" data-objecttype="102" href="https://community.freescale.com/docs/DOC-96412"&gt;https://community.freescale.com/docs/DOC-96412&lt;/A&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 25 Sep 2014 03:03:37 GMT</pubDate>
    <dc:creator>Yuri</dc:creator>
    <dc:date>2014-09-25T03:03:37Z</dc:date>
    <item>
      <title>DDR stress tester v1.0.2 with i.MX6Q error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-stress-tester-v1-0-2-with-i-MX6Q-error/m-p/335464#M45562</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Total memory is 4G bytes, 8G bits Dual Die (2CS) * 4.&lt;/P&gt;&lt;P&gt;Detail log as attachments.&lt;/P&gt;&lt;P&gt;------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Would you like to run the write leveling calibration? (y/n)&lt;/P&gt;&lt;P&gt;&amp;nbsp; Please enter the MR1 value on the initilization script&lt;/P&gt;&lt;P&gt;&amp;nbsp; This will be re-programmed into MR1 after write leveling calibration&lt;/P&gt;&lt;P&gt;&amp;nbsp; Enter as a 4-digit HEX value, example 0004, then hit enter&lt;/P&gt;&lt;P&gt;0000 You have entered: 0x0000&lt;/P&gt;&lt;P&gt;Start write leveling calibration&lt;/P&gt;&lt;P&gt;Write leveling calibration completed&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL0 ch0 after write level cal: 0x000D000B&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL1 ch0 after write level cal: 0x0012000D&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL0 ch1 after write level cal: 0x00040012&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL1 ch1 after write level cal: 0x017E000F&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Would you like to run the DQS gating, read/write delay calibration? (y/n)&lt;/P&gt;&lt;P&gt;Starting DQS gating calibration...&lt;/P&gt;&lt;P&gt;. . . . . . . . . . . . . . ERROR FOUND, we can't get suitable value !!!!&lt;/P&gt;&lt;P&gt;dram test fails for all values.&lt;/P&gt;&lt;P&gt;------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Would you like to run the write leveling calibration? (y/n)&lt;/P&gt;&lt;P&gt;&amp;nbsp; Please enter the MR1 value on the initilization script&lt;/P&gt;&lt;P&gt;&amp;nbsp; This will be re-programmed into MR1 after write leveling calibration&lt;/P&gt;&lt;P&gt;&amp;nbsp; Enter as a 4-digit HEX value, example 0004, then hit enter&lt;/P&gt;&lt;P&gt;0004 You have entered: 0x0004&lt;/P&gt;&lt;P&gt;Start write leveling calibration&lt;/P&gt;&lt;P&gt;Write leveling calibration completed&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL0 ch0 after write level cal: 0x000E0006&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL1 ch0 after write level cal: 0x00150010&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL0 ch1 after write level cal: 0x00040016&lt;/P&gt;&lt;P&gt;MMDC_MPWLDECTRL1 ch1 after write level cal: 0x017F000F&lt;/P&gt;&lt;P style="min-height: 8pt; padding: 0px;"&gt;&amp;nbsp;&lt;/P&gt;&lt;P&gt;Would you like to run the DQS gating, read/write delay calibration? (y/n)&lt;/P&gt;&lt;P&gt;Starting DQS gating calibration...&lt;/P&gt;&lt;P&gt;. . . . . . . . . . . . . . ERROR FOUND, we can't get suitable value !!!!&lt;/P&gt;&lt;P&gt;dram test fails for all values.&lt;/P&gt;&lt;P&gt;------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336061"&gt;imx6q_4g.inc.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336061"&gt;mx6q_4g_ddr_stress_test_3.log.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;P&gt;&lt;STRONG&gt;Original Attachment has been moved to: &lt;A _jive_internal="true" href="https://community.nxp.com/docs/DOC-336061"&gt;mx6q_4g_ddr_stress_test.log.zip&lt;/A&gt;&lt;/STRONG&gt;&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 22 Sep 2014 10:23:00 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-stress-tester-v1-0-2-with-i-MX6Q-error/m-p/335464#M45562</guid>
      <dc:creator>m_c</dc:creator>
      <dc:date>2014-09-22T10:23:00Z</dc:date>
    </item>
    <item>
      <title>Re: DDR stress tester v1.0.2 with i.MX6Q error</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/DDR-stress-tester-v1-0-2-with-i-MX6Q-error/m-p/335465#M45563</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&amp;nbsp; Please try using DDR_Stress_Tester_V1.0.3&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;SPAN style="font-family: 'Verdana','sans-serif';"&gt;&lt;A class="jive-link-wiki-small" data-containerid="32294" data-containertype="2020" data-objectid="96412" data-objecttype="102" href="https://community.freescale.com/docs/DOC-96412"&gt;https://community.freescale.com/docs/DOC-96412&lt;/A&gt;&lt;SPAN&gt; &lt;/SPAN&gt;&lt;BR /&gt;&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&lt;BR /&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 25 Sep 2014 03:03:37 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/DDR-stress-tester-v1-0-2-with-i-MX6Q-error/m-p/335465#M45563</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-09-25T03:03:37Z</dc:date>
    </item>
  </channel>
</rss>

