<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX ProcessorsのトピックRe: IMX6 PCIe Bus issue with pericom switch</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332693#M45029</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Arulpandiyan&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;suggest to measure signal levels (eye diagram) with&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/app_note/AN4784.pdf?fasp=1&amp;amp;WT_TYPE=Application%20Notes&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf" target="_blank"&gt;AN4784&lt;/A&gt; AN4784: PCIe Certification Guide for i.MX&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 20 Mar 2015 02:34:32 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-03-20T02:34:32Z</dc:date>
    <item>
      <title>IMX6 PCIe Bus issue with pericom switch</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332690#M45026</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi FSL community,&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; We are working on the project with imx6 qseven module, we are using the pericom PI7C9X2G404SL 4 port switch for bridging. While accessing the end devices connected via this pericom switch, we are facing the following issues.&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1.Some times end devices are detecting and some times not.&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2.Data transfer rate is also too slow, when it is detecting.(pci to usb bridge)&lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.Our kernel version is 3.0.35. &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Can you pls assist us to fix this issue. Thanks in advance.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Regards,&lt;BR /&gt;Arulpandiyan Vadivel&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 24 Feb 2015 08:00:12 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332690#M45026</guid>
      <dc:creator>balashanmugam</dc:creator>
      <dc:date>2015-02-24T08:00:12Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 PCIe Bus issue with pericom switch</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332691#M45027</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Arulpandiyan&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;slow rate may be caused by weak signal (caused by signal integrity/noise/&lt;/P&gt;&lt;P&gt;layout impedance issues). One can measure signal levels with&lt;/P&gt;&lt;P&gt;&lt;A href="http://cache.freescale.com/files/32bit/doc/app_note/AN4784.pdf?fasp=1&amp;amp;WT_TYPE=Application%20Notes&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf"&gt;AN4784&lt;/A&gt; AN4784: PCIe Certification Guide for i.MX&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Also one can decrease PCIe speed, it is defined by&amp;nbsp; Link Capabilities Register,&lt;/P&gt;&lt;P&gt;described in PCI EXPRESS BASE SPECIFICATION, REV. 3.0,&lt;/P&gt;&lt;P&gt;Table 7-15: Link Capabilities Register, sect.7.8.6. Link Capabilities &lt;/P&gt;&lt;P&gt;Register (Offset 0Ch) bit 0:3 -Max Link Speed. Below example:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt; linux-3.0.35-imx/arch/arm/mach-mx6/pcie.c&amp;nbsp; &lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;static int __devinit imx_pcie_pltfm_prob&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; usleep_range(3000, 4000);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; imx_pcie_regions_setup(dbi_base);&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; usleep_range(3000, 4000);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* force gen1 only */&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; tmp =readl(dbi_base + LNK_CAP) &amp;amp; ~0x0F;&lt;/P&gt;&lt;P&gt;+&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; writel(tmp | 0x01, dbi_base + LNK_CAP);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp; /* start link up */&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; imx_pcie_clrset(IOMUXC_GPR12_APP_LTSSM_ENABLE, 1 &amp;lt;&amp;lt; 10,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; IOMUXC_GPR12);&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Wed, 25 Feb 2015 04:23:09 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332691#M45027</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-02-25T04:23:09Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 PCIe Bus issue with pericom switch</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332692#M45028</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;hi igor,&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Still we are facing the same issue, even after applying this patch too.&lt;/P&gt;&lt;P&gt;Regards,&lt;/P&gt;&lt;P&gt;Arulpandiyan Vadivel.&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 19 Mar 2015 19:38:18 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332692#M45028</guid>
      <dc:creator>balashanmugam</dc:creator>
      <dc:date>2015-03-19T19:38:18Z</dc:date>
    </item>
    <item>
      <title>Re: IMX6 PCIe Bus issue with pericom switch</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332693#M45029</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Arulpandiyan&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;suggest to measure signal levels (eye diagram) with&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://cache.freescale.com/files/32bit/doc/app_note/AN4784.pdf?fasp=1&amp;amp;WT_TYPE=Application%20Notes&amp;amp;WT_VENDOR=FREESCALE&amp;amp;WT_FILE_FORMAT=pdf&amp;amp;WT_ASSET=Documentation&amp;amp;fileExt=.pdf" target="_blank"&gt;AN4784&lt;/A&gt; AN4784: PCIe Certification Guide for i.MX&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;~igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 20 Mar 2015 02:34:32 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/IMX6-PCIe-Bus-issue-with-pericom-switch/m-p/332693#M45029</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-03-20T02:34:32Z</dc:date>
    </item>
  </channel>
</rss>

