<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic mx53 cspi clk source in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/mx53-cspi-clk-source/m-p/329313#M44331</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;how to use Low-Frequency Reference Clock for cspi . CSPI_PERIODREG=0x8000 is not &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Fri, 01 Aug 2014 00:53:24 GMT</pubDate>
    <dc:creator>pensive</dc:creator>
    <dc:date>2014-08-01T00:53:24Z</dc:date>
    <item>
      <title>mx53 cspi clk source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx53-cspi-clk-source/m-p/329313#M44331</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;how to use Low-Frequency Reference Clock for cspi . CSPI_PERIODREG=0x8000 is not &lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Aug 2014 00:53:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx53-cspi-clk-source/m-p/329313#M44331</guid>
      <dc:creator>pensive</dc:creator>
      <dc:date>2014-08-01T00:53:24Z</dc:date>
    </item>
    <item>
      <title>Re: mx53 cspi clk source</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/mx53-cspi-clk-source/m-p/329314#M44332</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi peng&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;CSPI_PERIODREG is used for clock defining pause beteween data transfers.&lt;/P&gt;&lt;P&gt;CSPI data transfer clocks are defined using ECSPIx_CONREG dividers&lt;/P&gt;&lt;P&gt;and CCM ECSPI_CLK_ROOT, check Figure 18-2. CCM Clock Tree&lt;/P&gt;&lt;P&gt;i.MX53 Reference Manual (rev.2.1&amp;nbsp; 6/2012)&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&lt;A class="jive-link-external-small" href="http://www.freescale.com/files/32bit/doc/ref_manual/iMX53RM.pdf"&gt;http://www.freescale.com/files/32bit/doc/ref_manual/iMX53RM.pdf&lt;/A&gt;&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;chip&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Fri, 01 Aug 2014 03:37:03 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/mx53-cspi-clk-source/m-p/329314#M44332</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2014-08-01T03:37:03Z</dc:date>
    </item>
  </channel>
</rss>

