NAND ECC

takashitakahash — Thu, 19 Mar 2015 02:58:00 GMT

Dear community.

Describes on i.MX6DQ RM Figure 29-1. General-Purpose Media Interface Controller Block Diagram, I want to check the flow of processing to write NAND to it with the parity for the ECC.

For example, when writing data 4KByte the NAND flash,

Is my understanding of the following is correct?

GPMI FIFO continuous data and send the serial data is sent to the BCH, BCH to calculate parity data per 512 Byte parity data back to GPMI FIFO,

512 Byte data and the parity data through GPMI PIN State Machine, written to the NAND FROM.

Mistakes for the understanding of the above.

Below is right?

The ECC (parity data) to write the data to NAND, as Figure 17-1. Hardware BCH Accelerator, by sending data directly to the BCH to calculate the parity data, and the data + parity data to GPMI from there send.

Re: NAND ECC

igorpadykov — Thu, 19 Mar 2015 08:04:49 GMT

Hi Takashi

I think this understanding is right, details of usage BCH&GPMI

can be found in sect.17.4.1.2 Using the BCH Encoder IMX6DQRM

Best regards

igor

-----------------------------------------------------------------------------------------------------------------------

Note: If this post answers your question, please click the Correct Answer button. Thank you!

-----------------------------------------------------------------------------------------------------------------------

i.MX Processors中的主题 NAND ECC

NAND ECC

Re: NAND ECC