<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>topic Re: i.MX502 &amp; MC34709 Power-down sequence in i.MX Processors</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328163#M44172</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nori&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;you are right that MC34079 datasheet has not descriptions &lt;/P&gt;&lt;P&gt;about the power-down sequence, that means that its supplies are&lt;/P&gt;&lt;P&gt;turned off simultaneously.&lt;/P&gt;&lt;P&gt;It was confirmed by app team that for i.MX50&lt;/P&gt;&lt;P&gt;basically, all power rails can be down at the same time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 23 Feb 2015 09:31:42 GMT</pubDate>
    <dc:creator>igorpadykov</dc:creator>
    <dc:date>2015-02-23T09:31:42Z</dc:date>
    <item>
      <title>i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328162#M44171</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;I'd like to use MC34709 PMIC along with i.MX502.&lt;/P&gt;&lt;P&gt;i.MX502 requires the power-off sequence in the reverse of the power-up.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In MC34709 datasheet, there is a power-up sequence for processors.&lt;/P&gt;&lt;P&gt;However there is no descriptions about the power-down sequence.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;- What is the power-down sequence of MC34079?&lt;/P&gt;&lt;P&gt;- What will happen in i.MX502 if it's not power-down in the reverse of the power-up as instructed in the datasheet?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;BTW i.MX503 can be powered down "Switch all supplies down simultaneously".&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Nori Shinozaki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Feb 2015 06:08:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328162#M44171</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2015-02-23T06:08:42Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328163#M44172</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nori&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;you are right that MC34079 datasheet has not descriptions &lt;/P&gt;&lt;P&gt;about the power-down sequence, that means that its supplies are&lt;/P&gt;&lt;P&gt;turned off simultaneously.&lt;/P&gt;&lt;P&gt;It was confirmed by app team that for i.MX50&lt;/P&gt;&lt;P&gt;basically, all power rails can be down at the same time.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;P&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Feb 2015 09:31:42 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328163#M44172</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2015-02-23T09:31:42Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328164#M44173</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Thank you!&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;Nori Shinozaki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 23 Feb 2015 10:07:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328164#M44173</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2015-02-23T10:07:26Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328165#M44174</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Igor,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;You wrote "all power rails can be down at the same time."&lt;/P&gt;&lt;P&gt;I understood that there is no power-down sequence, NO need to shutdown all power rails at the same time.&lt;/P&gt;&lt;P&gt;My customer is just power-down at the same time, but actually the rails go down randomly.&lt;/P&gt;&lt;P&gt;In this case, they need to assert POR_B before beginning power-down.&lt;/P&gt;&lt;P&gt;Otherwise i.MX502 pins emit strange outputs during power-down.&lt;/P&gt;&lt;P&gt;Have you heard about this?&lt;/P&gt;&lt;P&gt;Is it OK with POR_B first then power rails go down randomly?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards,&lt;/P&gt;&lt;P&gt;N.Shinozaki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Mar 2016 06:44:33 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328165#M44174</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2016-03-17T06:44:33Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328166#M44175</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Nori&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;yes it is ok with POR_B first then power rails go down randomly.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Best regards&lt;/P&gt;&lt;P&gt;igor&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Mar 2016 07:44:13 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328166#M44175</guid>
      <dc:creator>igorpadykov</dc:creator>
      <dc:date>2016-03-17T07:44:13Z</dc:date>
    </item>
    <item>
      <title>Re: i.MX502 &amp; MC34709 Power-down sequence</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328167#M44176</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hello Igor,&lt;/P&gt;&lt;P&gt;Thanks!&lt;/P&gt;&lt;P&gt;N.Shinozaki&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 17 Mar 2016 09:26:28 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX502-MC34709-Power-down-sequence/m-p/328167#M44176</guid>
      <dc:creator>norishinozaki</dc:creator>
      <dc:date>2016-03-17T09:26:28Z</dc:date>
    </item>
  </channel>
</rss>

