<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processorsのトピックi.MX53 with LP-DDR2</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/i-MX53-with-LP-DDR2/m-p/165520#M4360</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have a hardware design using an i.MX536 with LP-DDR2 memory.&amp;nbsp; Has anyone else used this combination?&amp;nbsp; Any hints on setting it up?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;TIA!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Thu, 31 May 2012 14:26:26 GMT</pubDate>
    <dc:creator>GeoffreyWossum</dc:creator>
    <dc:date>2012-05-31T14:26:26Z</dc:date>
    <item>
      <title>i.MX53 with LP-DDR2</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/i-MX53-with-LP-DDR2/m-p/165520#M4360</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;I have a hardware design using an i.MX536 with LP-DDR2 memory.&amp;nbsp; Has anyone else used this combination?&amp;nbsp; Any hints on setting it up?&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;TIA!&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 31 May 2012 14:26:26 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/i-MX53-with-LP-DDR2/m-p/165520#M4360</guid>
      <dc:creator>GeoffreyWossum</dc:creator>
      <dc:date>2012-05-31T14:26:26Z</dc:date>
    </item>
  </channel>
</rss>

