<?xml version="1.0" encoding="UTF-8"?>
<rss xmlns:content="http://purl.org/rss/1.0/modules/content/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" xmlns:taxo="http://purl.org/rss/1.0/modules/taxonomy/" version="2.0">
  <channel>
    <title>i.MX Processors中的主题 Re: Current ratings of LDOs inside imx6</title>
    <link>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323381#M43299</link>
    <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Kanou&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;I&amp;nbsp;got a new problem about VDD_SNVS. I use&amp;nbsp;i.MX Pins Tool v4.1 to set pins，about “Power group” ，the&amp;nbsp;&lt;SPAN&gt;VDD_SNVS_CAP&amp;nbsp;Recommended voltage range is{2.8-3.3} .But ，in fact，as you said&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;LDO_SNVS&amp;nbsp; is 1.1V(I check my bord is 0.99V).So,my question is :Why is the reference value exceed the actual value so much.What is wrong!&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/65988i164DB6AF6B538874/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Fig 1&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
    <pubDate>Mon, 29 Oct 2018 01:43:52 GMT</pubDate>
    <dc:creator>1226230646</dc:creator>
    <dc:date>2018-10-29T01:43:52Z</dc:date>
    <item>
      <title>Current ratings of LDOs inside imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323378#M43296</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi, &lt;/P&gt;&lt;P&gt;I started to design a board which include imx6. There are LDOs inside the processor that I saw in reference manuel. (LDO_PU, LDO_ARM, LDO_SoC, LDO_2P5, LDO_1P1, LDO_SNVS, LDO_USB) What are current ratings of these LDOs? (especially LDO_SoC and LDO_2P5) Is there any documents about current ratings?&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Jul 2014 09:36:17 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323378#M43296</guid>
      <dc:creator>muratünal</dc:creator>
      <dc:date>2014-07-22T09:36:17Z</dc:date>
    </item>
    <item>
      <title>Re: Current ratings of LDOs inside imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323379#M43297</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;"Below are considerations regarding LDOs of the i.MX 6 processor:&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;LDO_ARM&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Adjustable&amp;nbsp;&amp;nbsp;&amp;nbsp; -&lt;/P&gt;&lt;P&gt;LDO_SOC&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Adjustable&amp;nbsp;&amp;nbsp;&amp;nbsp; - &lt;/P&gt;&lt;P&gt;LDO_PU&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Adjustable&amp;nbsp;&amp;nbsp;&amp;nbsp; -&lt;/P&gt;&lt;P&gt;LDO_SNVS&amp;nbsp;&amp;nbsp; 1.1V&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; -&lt;/P&gt;&lt;P&gt;LDO_USB&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 3.0V&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 50mA&lt;/P&gt;&lt;P&gt;LDO_1P1&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 1.1V&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 150mA&lt;/P&gt;&lt;P&gt;LDO_2V5&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 2.5V&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; 350mA&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; The following regulators should not be used to supply any external loads: &lt;/P&gt;&lt;P&gt;LDO_ARM, LDO_SOC, and LDO_PU. They are meant to be adjustable so that the &lt;/P&gt;&lt;P&gt;necessary voltage to supply internal loads can change with frequency. In addition, &lt;/P&gt;&lt;P&gt;LDO_SNVS should not be used since it could potentially draw power directly from &lt;/P&gt;&lt;P&gt;an attached coin cell, or a limited, always on, voltage source. This is why the &lt;/P&gt;&lt;P&gt;current capabilities of these LDOs are specifically not listed.&lt;/P&gt;&lt;P&gt;&amp;nbsp; LDO_USB can be used for external loads, but the internal load may be up to 30mA &lt;/P&gt;&lt;P&gt;when USB is used in the Full Speed mode. Even if a High Speed device is attached, &lt;/P&gt;&lt;P&gt;Full Speed must be used first to negotiate to go to High Speed. Effectively, LDO_USB &lt;/P&gt;&lt;P&gt;is not available.&lt;/P&gt;&lt;P&gt;&amp;nbsp;&amp;nbsp; This leaves LDO_1P1 and LDO_2V5. Both of these can be used to supply external loads &lt;/P&gt;&lt;P&gt;if the customer desires. LDO_1P1 may be able to supply 70 – 100mA externally in a normal &lt;/P&gt;&lt;P&gt;application and LDO_2V5 may be able to supply 200 – 250mA externally in a normal application. &lt;/P&gt;&lt;P&gt;These are not tested values and are only estimates.&lt;/P&gt;&lt;P&gt;&amp;nbsp; Other considerations are:&lt;/P&gt;&lt;P&gt;-&amp;nbsp;&amp;nbsp;&amp;nbsp; These LDOs would normally be powered on in low power states. Definitely any state that would &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; require a wake up from USB. So the customer would lose the opportunity to easily power down an &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; attached device for power savings, if desired.&lt;/P&gt;&lt;P&gt;-&amp;nbsp;&amp;nbsp;&amp;nbsp; The internal LDOs regulate voltage effectively by dissipating the excess voltage off as heat (very simplistic &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; view, but makes the point). The chip is very powerful and may run very hot in extreme applications. &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; Drawing more current through internal LDOs will only add to the heat generated internally. Customer needs &lt;BR /&gt;&amp;nbsp;&amp;nbsp;&amp;nbsp;&amp;nbsp; to make sure that thermal considerations will not be a problem.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Bottom line is that it is not really recommended, but there is no technically reason that it can’t be done&lt;/P&gt;&lt;P&gt;(other than what is discussed above)."&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Have a great day,&lt;BR /&gt;Yuri&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;-----------------------------------------------------------------------------------------------------------------------&lt;BR /&gt;Note: If this post answers your question, please click the Correct Answer button. Thank you!&lt;BR /&gt;-----------------------------------------------------------------------------------------------------------------------&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Tue, 22 Jul 2014 10:00:44 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323379#M43297</guid>
      <dc:creator>Yuri</dc:creator>
      <dc:date>2014-07-22T10:00:44Z</dc:date>
    </item>
    <item>
      <title>Re: Current ratings of LDOs inside imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323380#M43298</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi Yuri,&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;VDDSOC_IN is devided to 2 path LDO_PU and LDO_SOC.&lt;/P&gt;&lt;P&gt;i.e. LDO_PU is used for GPU and VPU, LDO_SOC is used for internal SOC, HDMI_VP, SATA_VP, PCIE_VP,&lt;/P&gt;&lt;P&gt;and PCIEVPTX.&lt;/P&gt;&lt;P&gt;I want to know the max current ratio of LDO_PU and LDO_SOC because we can't mesure each internal current.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;In my feeling I guess that&lt;/P&gt;&lt;P&gt;LDO_PU vs. LDO_SOC is&amp;nbsp; 8:2.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Please let me know if you have any informations and comments.&lt;/P&gt;&lt;P&gt;Its information help our PCB power-rail pattern (mainly line-width) design.&lt;/P&gt;&lt;P&gt;&lt;/P&gt;&lt;P&gt;Kanou&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Thu, 11 Jun 2015 01:53:24 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323380#M43298</guid>
      <dc:creator>kanoumamoru</dc:creator>
      <dc:date>2015-06-11T01:53:24Z</dc:date>
    </item>
    <item>
      <title>Re: Current ratings of LDOs inside imx6</title>
      <link>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323381#M43299</link>
      <description>&lt;HTML&gt;&lt;HEAD&gt;&lt;/HEAD&gt;&lt;BODY&gt;&lt;P&gt;Hi&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;Kanou&lt;/SPAN&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp;I&amp;nbsp;got a new problem about VDD_SNVS. I use&amp;nbsp;i.MX Pins Tool v4.1 to set pins，about “Power group” ，the&amp;nbsp;&lt;SPAN&gt;VDD_SNVS_CAP&amp;nbsp;Recommended voltage range is{2.8-3.3} .But ，in fact，as you said&amp;nbsp;&lt;SPAN style="color: #51626f; background-color: #ffffff;"&gt;LDO_SNVS&amp;nbsp; is 1.1V(I check my bord is 0.99V).So,my question is :Why is the reference value exceed the actual value so much.What is wrong!&lt;/SPAN&gt;&lt;/SPAN&gt;&lt;span class="lia-inline-image-display-wrapper" image-alt="pastedImage_1.png"&gt;&lt;img src="https://community.nxp.com/t5/image/serverpage/image-id/65988i164DB6AF6B538874/image-size/large?v=v2&amp;amp;px=999" role="button" title="pastedImage_1.png" alt="pastedImage_1.png" /&gt;&lt;/span&gt;&lt;/P&gt;&lt;P&gt;&amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp; &amp;nbsp;Fig 1&lt;/P&gt;&lt;/BODY&gt;&lt;/HTML&gt;</description>
      <pubDate>Mon, 29 Oct 2018 01:43:52 GMT</pubDate>
      <guid>https://community.nxp.com/t5/i-MX-Processors/Current-ratings-of-LDOs-inside-imx6/m-p/323381#M43299</guid>
      <dc:creator>1226230646</dc:creator>
      <dc:date>2018-10-29T01:43:52Z</dc:date>
    </item>
  </channel>
</rss>

